

## iSBC 517 COMBINATION I/O EXPANSION BOARD

**I/O addressing and connectors directly compatible with iSBC 104, iSBC 108, and iSBC 116 combination boards**

**48 programmable I/O lines with sockets for interchangeable line drivers and terminators**


**Synchronous/asynchronous communications interface with RS232C drivers and receivers**

**Eight maskable interrupt request lines with a pending interrupt register**

**1 ms interval timer**

The iSBC 517 Combination I/O Expansion Board is a member of Intel's complete line of iSBC 80 memory and I/O expansion boards. The board interfaces directly with any iSBC 80 single board computer via the system bus to expand serial and parallel I/O capacity. The combination I/O board contains 48 programmable parallel I/O lines. The system software is used to configure the I/O lines to meet a wide variety of system peripheral requirements. The flexibility of the I/O interface is significantly enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. A programmable RS232C communications interface is provided on the iSBC 517. This interface may be programmed by the system software to provide virtually any asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). A comprehensive RS232C interface to CRTs, RS232C compatible cassettes, and asynchronous and synchronous modems is thus on the board. An on-board register contains the status of eight interrupt request lines which may be interrogated from the system bus, and each interrupt request line is maskable under program control. The iSBC 517 also contains a jumper selectable 1 ms interval timer and interface logic for eight interrupt request lines.

6



## FUNCTIONAL DESCRIPTION

### Programming Flexibility

The 48 programmable I/O lines on the iSBC 517 are implemented utilizing two Intel 8255 programmable peripheral interfaces. The system software is used to configure these programmable I/O lines in any of the combinations of unidirectional input/output, and bi-directional ports indicated in Table 1. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat, round, or woven cable. Typical I/O read access time is 280 nanoseconds. Typical I/O read cycle time is 600 nanoseconds.

### Communications Interface

The programmable communications interface on the iSBC 517 is provided by an Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART). The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and asynchronous serial transmission rate are all under program control. The 8251 provides full duplex, double-

buffered transmit and receive capability, and parity, overrun, and framing error detection are all incorporated in the USART. The comprehensive RS232C interface on the board provides a direct interface to RS232C compatible equipment. The RS232C serial data lines and signal ground lines are brought out to a 26-pin edge connector that mates with RS232C compatible flat or round cables. The iSBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The iSBC 530 may be used to interface the iSBC 517 Combination I/O Expansion Board to teletypewriters and other 20 mA current loop equipment.

### Interrupt Request Lines

Interrupt requests may originate from eight sources. Four jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a character has been transmitted (i.e., output data buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). These six interrupt request lines are all maskable under program control. Two interrupt request lines may be interfaced directly from user designated peripheral devices via the I/O edge connector. An on-board register contains the status of all eight interrupt request lines, and may be interrogated by the CPU. Each interrupt request line is




Figure 1. iSBC 517 Combination I/O Expansion Board Block Diagram

Ports	Lines (qty)	Mode of Operation					
		Unidirectional				Bidirectional	Control
		Input		Output			
		Unlatched	Latched & Strobed	Latched	Latched & Strobed		
1	8	X	X	X	X	X	
2	8	X	X	X	X		
3	4	X		X			X <sup>1</sup>
	4	X		X			X <sup>1</sup>
4	8	X	X	X	X	X	
5	8	X	X	X	X		
6	4	X		X			X <sup>2</sup>
	4	X		X			X <sup>2</sup>

**Notes**

1. Part of port 3 must be used as control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
2. Part of port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output port or port 4 is used as a bidirectional port.

**Table 1. Input/Output Port Modes of Operation**

maskable under program control. Routing for the eight interrupt request lines is jumper selectable. They may be ORed to provide a single interrupt request line for the iSBC 80/10A, or they may be individually provided to the system bus for use by the iSBC 80/20-4 priority interrupt controller.

**Interval Timer**

Each board contains a jumper selectable 1 ms interval timer. The timer is enabled by jumpering one of the interrupt request lines from the I/O edge connector to a 1 ms interval interrupt request signal originating from the baud rate generator.

**SPECIFICATIONS**

**I/O Addressing**

Port	1	2	3	4	5	6	8255 No. 1 Control	8255 No. 2 Control	USART Data	USART Control
Address	X4	X5	X6	X8	X9	XA	X7	XB	XC	XD

**Note**

X is any hex digit assigned by jumper selection.

**I/O Transfer Rate**

- Parallel** — Read or write cycle time 760 ns max  
**Serial** — (USART)

Frequency (kHz) (Jumper Selectable)	Baud Rate (Hz)		
	Synchronous	Asynchronous (Program Selectable)	
153.6	—	+16	+64
76.8	—	9600	2400
38.4	38400	4800	1200
19.2	19200	2400	600
9.6	9600	1200	300
4.8	4800	600	150
6.98	6980	300	75
		—	110

**Serial Communications Characteristics**

- Synchronous** — 5-8 bit characters; internal or external character synchronization; automatic sync insertion.  
**Asynchronous** — 5-8 bit characters; peak characters generation; 1, 1½, or 2 stop bits; false start bit detectors.

**Interrupts**

Eight interrupt request lines may originate from the programmable peripheral interface (4 lines), the USART (2 lines), or user specified devices via the I/O edge connector (2 lines) or interval timer.

**Interrupt Register Address**

- X1 Interrupt mask register  
 X0 Interrupt status register

**Note**

X is any hex digit assigned by jumper selection.

**Timer Interval**

- 1.003 ms ± 0.1% when 110 baud rate is selected  
 1.042 ms ± 0.1% for all other baud rates