

iSBC 104/108/116 COMBINATION MEMORY AND I/O EXPANSION BOARDS

4K, 8K, 16K bytes of read/write memory
(iSBC 104, iSBC 108, iSBC 116,
respectively)

48 programmable I/O lines with sockets
for interchangeable line drivers and
terminators

Sockets for up to 8K bytes of program-
mable or masked read only memory

Synchronous/asynchronous communica-
tions interface with RS232C drivers and
receivers


Auxiliary power bus and memory protect
control logic provided for battery backup
RAM requirements

Eight maskable interrupt request lines
with a pending interrupt register

1 ms interval timer

The iSBC 104, iSBC 108, and iSBC 116 Combination Memory and I/O Expansion Boards are members of Intel's complete line of iSBC 80 memory and I/O expansion boards. Each board interfaces directly with any iSBC 80 single board computer via the system bus to expand RAM and ROM memory capacity and serial and parallel I/O capacity. The iSBC 104 contains 4K, the iSBC 108 8K, and the iSBC 116 16K bytes of RAM memory implemented using Intel dynamic RAM memory components. On-board refresh hardware refreshes a portion of all eight RAM memory elements every 14 microseconds. If a read or write cycle is already in progress when a refresh cycle is scheduled to begin, the refresh cycle is postponed until the end of the read or write cycle. Each refresh cycle utilizes memory for 590 nanoseconds. Typical RAM access time is 485 nanoseconds. Typical read/write cycle time is 560 nanoseconds. Four sockets for up to 8K bytes of nonvolatile read-only-memory reside on the boards. Read-only-memory may be added in 1K-byte increments using Intel 2708 erasable and electrically reprogrammable ROMs (EPROMs) or Intel 2608 ROMs. Read-only-memory may also be added in 2K-byte increments (up to 8K bytes total) using Intel 2716 EPROMs or Intel 2316E masked ROMs.

5



FUNCTIONAL DESCRIPTION

Each combination board contains 48 programmable I/O lines implemented using two Intel 8255 programmable peripheral interfaces. The system software is used to configure the I/O lines in any combination of unidirectional input/output, and bidirectional ports indicated in Table 1. Therefore, the I/O interface may be customized to meet specified peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat, round, or woven cable. Typical I/O read access time is 280 nanoseconds. Typical I/O read cycle time is 600 nanoseconds.

Communications Interface

A programmable communications interface using Intel's 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on each board. A jumper selectable baud rate generator provides the USART with all common communications frequencies between 75 Hz and 38.4 kHz. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and asynchronous serial transmission rate are all under program control. The 8251 provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The inclusion of a comprehensive RS232C interface on the boards in conjunction with the USART provides a direct interface to CRTs, RS232C compatible cassettes, and

asynchronous and synchronous modems. The RS232C, serial data lines, and signal ground lines are brought out to a 26-pin edge connector mates with RS232C compatible flat or round cables.

Optically Isolated Interface — The iSBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The iSBC 530 may be used to interface the iSBC 104/108/116 combination boards to teletypewriters and other 20 mA current loop equipment.

Interrupt Request Lines

Interrupt requests may originate from eight sources. Four jumper selectable interrupt requests can be automatically generated by the programmable peripheral interfaces when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a character has been transmitted (i.e., output data buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). These six interrupt request lines are all maskable under program control. Two interrupt request lines may be interfaced directly from user designated peripheral devices via the I/O edge connector. An on-board register contains the status of all eight interrupt request lines, and may be interrogated by the CPU. Each interrupt request line is maskable under program control. Routing for the eight interrupt request lines is jumper selectable. They may be ORed to provide a single interrupt request line for the iSBC 80/10A, or they may be individually provided to the system bus for use by the other iSBC 80 single board computers.

Interval Timer

Each board contains a jumper selectable 1 ms interval timer. The timer is enabled by jumpering one of the interrupt request lines from the I/O edge connector to a 1 ms Interval interrupt request signal originating from the baud rate generator.




Figure 1. iSBC 104/108/116 Combination Memory and I/O Expansion Board Block Diagram

Port	Lines (qty)	Mode of Operation					
		Unidirectional				Bidirectional	Control
		Input		Output			
		Unlatched	Latched & Strobed	Latched	Latched & Strobed		
1	8	X	X	X	X	X	
2	8	X	X	X	X		
3	4	X		X			X ¹
	4	X		X			X ¹
4	8	X	X	X	X	X	
5	8	X	X	X	X		
6	4	X		X			X ²
	4	X		X			X ²

Notes

- Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output or port 1 is used as a bidirectional port.
- Part of port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output or port 4 is used as a bidirectional port.

Table 1. Input/Output Port Modes of Operation

SPECIFICATIONS

Memory Addressing

ROM/EPROM — 4K or 8K segments starting at any jumper selectable base address on a 4K-byte boundary (e.g., 0000_H, 10000_H, . . . , F000_H)

Note

All EPROM/ROM addresses must reside in the range of 0000_H to 7FFF_H or 8000_H to FFFF_H.

RAM — 4K, 8K, 16K segments starting at any jumper selectable base address on a 4K-byte boundary (e.g., 0000_H, 1000_H, . . . , F000_H).

Note

Base addresses 7000_H and F000_H not allowed for ISBC 108. Base addresses 5000_H→7000_H and D000_H→F000_H not allowed for ISBC 116.

Memory Response Time

Memory	Access (ns)	Cycle (ns)
RAM	575 max*	675 max*
EPROM/ROM	465 max	665 max

*Without refresh interruption.

I/O Addressing

Port	1	2	3	4	5	6	8255 No. 1 Control	8255 No. 2 Control	USART Data	USART Control
Address	X4	X5	X6	X8	X9	XA	X7	XB	XC	XD

Note

X is any hex digit assigned by jumper selection.

I/O Transfer Rate

Parallel — Read or write cycle time 760 ns max

Serial — (USART)

Frequency (kHz) (Jumper Selectable)	Baud Rate (Hz)	
	Synchronous	Asynchronous (Program Selectable)
		÷ 16 ÷ 64
153.6	—	9600 2400
76.8	—	4800 1200
38.4	38400	2400 600
19.2	19200	1200 300
9.6	9600	600 150
4.8	4800	300 75
6.98	6980	— 110

Serial Communications Characteristics

Synchronous — 5—8 bit characters; internal or external character synchronization; automatic sync insertion

Asynchronous — 5—8 bit characters; break characters generation; 1, 1½, or 2 stop bits; false start bit detectors

Interrupts

Eight interrupt request lines may originate from the programmable peripheral interface (4 lines), the USART (2 lines) or user specified devices via the I/O edge connector (2 lines), or interval timer.

Interrupt Register Addresses

- X1 Interrupt mask register
- X0 Interrupt status register

Note

X is any hex digit assigned by jumper selection.

Timer Interval

1.003 ms ± 0.1% when 110 baud rate is selected

1.042 ms ± 0.1% for all other baud rates

Interfaces

- Bus** — All signals TTL compatible
- Parallel I/O** — All signals TTL compatible
- Serial I/O** — RS232C
- Interrupt Requests** — All TTL compatible

Connectors

Interface	Pins (qty)	Centers (in.)	Mating Connectors
Bus	86	0.156	Viking 3KH43/9AMK12
Parallel I/O	50	0.1	3M 3415-000 or TI H312125
Serial I/O	26	0.1	3M 3462-000 or TI H312113
Auxiliary Power	60	0.1	AMP PE5-14559 or TI H311130

Note
Connector heights and wire-wrap pin lengths are not guaranteed to conform to Intel OEM or MDS packaging.

Auxiliary Power

An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Memory Protect

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences.

Line Drivers and Terminators


I/O Drivers

The following line drivers and terminators are all compatible with the I/O driver sockets on the ISBC 104/108/116. Ports 1 and 4 have 25 mA totem-pole drivers and 1 kΩ terminators.

Driver	Characteristic	Sink Current (mA)
7438	I,OC	48
7437	I	48
7432	NI	16
7426	I,OC	16
7409	NI,OC	16
7408	NI	16
7403	I,OC	16
7400	I	16

Note
I = inverting; NI = non-inverting; OC = open collector.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup.



Bus Drivers

Function	Characteristic	Sink Current (mA)
Data	Tri-State	50
Commands	Tri-State	25

Physical Characteristics

- Width** — 12.00 in. (30.48 cm)
- Height** — 6.75 in. (17.15 cm)
- Depth** — 0.50 in. (1.27 cm)
- Weight** — 14 oz (397.3 gm)

Electrical Characteristics¹

Average DC Current

Voltage (± 5%)	Without EPROM ² (max)	With 2708 EPROM ³ (max)	With 2716 EPROM ⁴ (max)	RAM ⁵ (max)
V _{CC} = +5V	I _{CC} = 2.85A	3.6A	4.0A	600 mA
V _{DD} = ± 12V	I _{DD} = 450 mA	700 mA	450 mA	350 mA
V _{BB} = -5V	I _{BB} = 3 mA	180 mA	3 mA	3 mA
V _{AA} = -12V	I _{AA} = 60 mA	60 mA	60 mA	Not Used

- Notes**
1. All current values given here include RAM power.
 2. Does not include power required for optional EPROM, I/O drivers, and I/O terminators.
 3. With four 2708 EPROMs and eight 220Ω/330Ω input terminators installed, all terminator inputs low.
 4. With four Intel 2716 EPROMs and eight 220Ω/330Ω input terminators installed, all terminator inputs low.
 5. RAM chips and RAM control logic (powered via auxiliary power bus).

Environmental Characteristics

Operating Temperature — 0°C to +55°C.

Reference Manuals

9800277 — iSBC 104/108/116 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
SBC 104	Combination Memory and I/O Expansion Board with 4K bytes RAM
SBC 108	Combination Memory and I/O Expansion Board with 8K bytes RAM
SBC 116	Combination Memory and I/O Expansion Board with 16K bytes RAM