


THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS PROVIDED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH-OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.




- NOTES: UNLESS OTHERWISE SPECIFIED.
- 1 ASSEMBLY PART NO. IS 1001194-01
 - 2 MARK DASH NO. & REV LEVEL WHERE SHOWN.
 - 3 SEE WIRE ROUTING LIST 1001194 FOR WIRE JUMPER & JUMPER PLUG ASSIGNMENT.

SEE SEPARATE PART LIST

| | | | |
|---|------|---|-----|
| intel | | 3865 BOWERS AVE. SANTA CLARA CALIF. 95051 | |
| TITLE PRINTED WIRING ASSY INTEGRATED PROCESSOR BD. | | | |
| SIZE | DEPT | DRAWING NO. | REV |
| D | MCD | E 1001194 | 11 |

SHEET 1 OF 1


THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THE DRAWING IS PROVIDED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.



NOTES: UNLESS OTHERWISE SPECIFIED,
 1. RESISTANCE VALUES ARE IN OHMS, ±5%, 1/4W.
 2. CAPACITANCE VALUES ARE IN MICROFARADS, ±5%, 25V.

| | | | | | | | | |
|---------|------------|-----|--------|--------|------------|-----|--------|----|
| 74505 | 14 | 14 | 7 | 14 | 14 | 1 | 7 | |
| 7406 | 12 | 14 | 7 | 14 | 14 | | | |
| 74177 | 14 | 14 | 7 | 14 | 14 | | | |
| 745155 | 16 | 16 | 8 | 16 | 16 | | | |
| 74531 | 14 | 14 | 7 | 14 | 14 | | | |
| 745112 | 16 | 16 | 8 | 16 | 16 | | | |
| 745138 | 16 | 16 | 8 | 16 | 16 | | | |
| 74505 | 14 | 14 | 7 | 14 | 14 | 1 | 7 | |
| 7406 | 12 | 14 | 7 | 14 | 14 | | | |
| 74177 | 14 | 14 | 7 | 14 | 14 | | | |
| 745155 | 16 | 16 | 8 | 16 | 16 | | | |
| 74531 | 14 | 14 | 7 | 14 | 14 | | | |
| 745112 | 16 | 16 | 8 | 16 | 16 | | | |
| 745138 | 16 | 16 | 8 | 16 | 16 | | | |
| 74500 | 14 | 14 | 7 | 14 | 14 | 20 | 20 | 10 |
| 745251 | 16 | 16 | 8 | 16 | 16 | 20 | 20 | 10 |
| 7417 | 14 | 14 | 7 | 14 | 14 | 20 | 20 | 10 |
| 9602 | 16 | 16 | 8 | 16 | 16 | 20 | 20 | 10 |
| 2716 | 24 | 24 | 12 | 24 | 24 | 16 | 16 | 8 |
| 3601 | 16 | 16 | 8 | 16 | 16 | 14 | 14 | 7 |
| 3242 | 28 | 28 | 14 | 28 | 28 | 14 | 14 | 7 |
| 3222 | 22 | 22 | 11 | 22 | 22 | 14 | 14 | 7 |
| 8755 | 24 | 24 | 12 | 24 | 24 | 14 | 14 | 7 |
| 8255 | 28 | 28 | 14 | 28 | 28 | 20 | 20 | 10 |
| 8218 | 28 | 28 | 14 | 28 | 28 | 16 | 16 | 8 |
| 8280A-2 | 40 | 40 | 20 | 40 | 40 | 16 | 16 | 8 |
| 8728 | 28 | 28 | 14 | 28 | 28 | 16 | 16 | 8 |
| 8714 | 16 | 16 | 8 | 16 | 16 | 14 | 14 | 7 |
| 8718 | 28 | 28 | 14 | 28 | 28 | 14 | 14 | 7 |
| 8726 | 16 | 16 | 8 | 16 | 16 | 14 | 14 | 7 |
| 8721 | 28 | 28 | 14 | 28 | 28 | 14 | 14 | 7 |
| 8726 | 16 | 16 | 8 | 16 | 16 | 14 | 14 | 7 |
| DEVICE | TOTAL PINS | +5V | GROUND | DEVICE | TOTAL PINS | +5V | GROUND | |


Intel
 TITLE: SCHEMATIC IPB
 3065 BOWERS AVE. SANTA CLARA CALIF. 95051
 SIZE: D DEPT: MCD DRAWING NO: E2001190 REV: 5
 SHEET 1 OF 10



THE SHOWN CONFIGURATION INFORMATION IS THE PROPERTY OF INTEL CORPORATION. THIS DRAWING IS PROVIDED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |

| | | | | |
|---------------|---------|-----------|----------------------|--------|
| SCALE: NONE | SIZE: D | DEPT: WCD | DRAWING NO: E2001196 | REV: 5 |
| SHEET 2 OF 10 | | | | |



| REVISIONS | | | |
|-----------|-------------|-----|------|
| LTR | DESCRIPTION | DFT | ENGR |
| - | SEE SHEET 1 | - | - |

| PI | ADR# / |
|----|---------|
| 44 | ADR0 / |
| 43 | ADR1 / |
| 46 | ADR2 / |
| 45 | ADR3 / |
| 48 | ADR4 / |
| 47 | ADR5 / |
| 50 | ADR6 / |
| 49 | ADR7 / |
| 52 | ADR8 / |
| 51 | ADR9 / |
| 54 | ADR10 / |
| 53 | ADR11 / |
| 56 | ADR12 / |
| 55 | ADR13 / |
| 58 | ADR14 / |
| 57 | ADR15 / |


| | |
|---------|------------------------------------|
| ADR0 / | 41CB, 52DB, 61BB, 82BB, 92DB, 72AB |
| ADR1 / | 52DB, 72AB, 82BB, 92DB |
| ADR2 / | 47CB, 52DB, 71AB, 82BB, 92DB |
| ADR3 / | 52DB, 72AB, 82BB, 92DB |
| ADR4 / | 52DB, 72AB, 82BB, 92DB |
| ADR5 / | 52DB, 72AB, 82BB, 92DB |
| ADR6 / | 52DB, 72AB, 82BB, 92DB |
| ADR7 / | 52DB, 72AB, 82BB, 92DB |
| ADR8 / | 82BB, 92DB |
| ADR9 / | 82BB, 92DB |
| ADR10 / | 82BB, 92CB |
| ADR11 / | 82CB, 92CB |
| ADR12 / | 82CB, 92CB |
| ADR13 / | 82CB, 92CB |
| ADR14 / | 82CB, 92CB |
| ADR15 / | 82CB, 102AB |

| | |
|----|--------|
| 68 | DAT7 / |
| 67 | DAT6 / |
| 70 | DAT5 / |
| 69 | DAT4 / |
| 72 | DAT3 / |
| 71 | DAT2 / |
| 74 | DAT1 / |
| 73 | DAT0 / |

| | |
|--------|------------------------------|
| DAT0 / | 42AB, 52BB, 62AB, 82D2, 92CB |
| DAT1 / | 42AB, 52BB, 62AB, 82D2, 92CB |
| DAT2 / | 41AB, 52BB, 62AB, 82D2, 92CB |
| DAT3 / | 42AB, 52BB, 62AB, 82D2, 92CB |
| DAT4 / | 52BB, 62AB, 82D2, 92CB |
| DAT5 / | 52CB, 62AB, 82D2, 92CB |
| DAT6 / | 52CB, 62AB, 82D2, 92CB |
| DAT7 / | 52CB, 62AB, 82D2, 92CB |

| | |
|--------|------------|
| D0 | 42AB |
| D1 | 42AB |
| D2 | 42BB |
| D3 | 12DB, 42BB |
| D4 | 12DB, 42CB |
| D5 | 12DB, 42CB |
| D6 | 42CB |
| D7 | 42CB |
| INTA / | 12CB, 42CB |
| MEMR / | 42AB |
| MEMW / | 42AB |
| I/OR / | 42AB |

| | | | | |
|---------------|---------|-----------|----------------------|--------|
| SCALE: NONE | SIZE: D | DEPT: MCD | DRAWING NO: E2001196 | REV: 5 |
| SHEET 3 OF 10 | | | | |



| REVISIONS | | | |
|-----------|-------------|-----|-----|
| LTR | DESCRIPTION | DFT | CHK |
| - | SEE SHEET 1 | - | - |

CH0CLK 67DB
 CH1 CLK 57AB
 RTC 67BB
 READU/ 57AB, 67CB

WRITE U/ 57AB, 67CB

LOC ACK 32BB

J2 PROM DISABLE/
 INT 32CB
 START UP/ 72DB
 SEL BOOT/ 72DB

J2 MRDC /


IOWC/ 72CB, 57DB, 77AB
 IOIC/ 72CB, 57DB, 77AB
 MWTC/ 72CB, 102AB
 MRDC/ 72CB, 72DB, 102AB
 ADEN/ 32CB, 57CB
 RDD 32AB
 P1
 BUSY
 8 1K
 +5V
 RP4 1K ±2%
 P1
 MRDC/
 MWTC/
 IOIC/
 IOWC/

| | | | | |
|---------------|---------|-----------|-----------------------|--------|
| SCALE: NONE | SIZE: D | DEPT: MCD | DRAWING NO: E720 1196 | REV: 5 |
| SHEET 4 OF 10 | | | | |

THIS DRAWING CONTAINS INFORMATION OF THE COMPANY'S PROPRIETARY DESIGN OR TRADE SECRET. IT IS TO BE KEPT CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF THE COMPANY.

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS REPRODUCED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.


| REVISIONS | | | |
|-----------|-------------|-----|-----|
| LTR | DESCRIPTION | DFT | CHK |
| - | SEE SHEET 1 | - | - |



| | |
|----------------|------------|
| SEL LOCAL IO / | 42BB |
| SEL CPU / | 42BB |
| SEL I2 / | 62BB |
| SEL I1 / | 32AB, 42BB |
| SEL WR / | 42CB |
| DAT7' | 42DB, 62CB |
| DAT6' | 42DB, 62CB |
| DAT5' | 42DB, 62CB |
| DAT4' | 42DB, 62CB |
| DAT3' | 42DB, 62CB |
| DAT2' | 42DB, 62BB |
| DAT1' | 42DB, 62BB |
| DAT0' | 42DB, 62BB |

| | |
|----------------------|-------|
| RXR2 | 62BB |
| TXR2 | 62BB |
| REQ TO SEND (1) | P2 22 |
| DATA TER RDY (1) | P2 21 |
| TRANSMIT DATA (1) | P2 19 |
| EXT TRANSMIT CLK (1) | P2 18 |
| GND | P2 26 |
| GND | P2 27 |

| SCALE | NO | JE | SIZE | DEPT | DRAWING NO. | REV |
|-------|----|-----|----------|------|-------------|-----|
| | D | MCD | EZB01196 | | | 5 |



| REVISIONS | | | |
|-----------|-------------|-----|-----|
| LTR | DESCRIPTION | DFT | CHK |
| - | SEE SHEET 1 | - | - |

DTR (24) LOW FOR 25ms PERIODS DURING T15

RTS (23) SHORT POS PULSE DURING T1

TXC (9) } CONSTANT 110 BAUD
 RXC (25) } CLOCK ≈ 57ms

TXD (19) ACTIVE DURING T1 AND T7

Rx RDY (14) IDLE - LOW ≈ 2ms POS PULSES DURING T15


TTY TX DATA (+) }
 TTY RDR CTL RET (-) } TX RDY (15) IDLE - HI LOW ON T1 NEG GOING SPIKES ON T15 POS GOING PULSES ON T17


RxD (3) ACTIVE DURING T15

- P2 33 CLR TO SEND (0)
- P2 35 DATA SET RDY (0)
- P2 32 TRANSMIT CLK (0)
- P2 31 RECEIVE CLK (0)
- 47D1: CH0 CLK 110 BAUD CLOCK
- P2 39 TTY RX DATA RET (-) OR EXT TX CLK
- P2 25 RECEIVE DATA (0)
- P2 34 TTY RX DATA RET (+)
- 82A2 ADRI /
- 27B2 INIT /
- 47D1 READU /
- 47D1 WRITEU /
- 82A2 ADDR0 /
- 27A2 USART CLK
- 52D2 DAT7 /
- 52D2 DAT6 /
- 52D2 DAT5 /
- 52C2 DAT4 /
- 52C2 DAT3 /
- 52C2 DAT2 /
- 52C2 DAT1 /
- 52C2 DAT0 /
- 52D2 SELT2 /
- 52C2 ADDR0 /
- 72C2 ICRT
- 47D1 RTC
- 52C2 TXR2
- 52C2 RXR2
- 72C2 IOWC /
- 72C2 IORC /
- 72B1 ENABLE EXT /
- 72C2 IPI0
- 32A1 DAT7 /
- 32A1 DAT6 /
- 32A1 DAT5 /
- 32B1 DAT4 /
- 32B1 DAT3 /
- 32B1 DAT2 /
- 32B1 DAT1 /
- 32B1 DAT0 /

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THE DRAWING IS REPRODUCED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH-OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| | | | | |
|-----------------|-------------|-------------|-------------------|-----------|
| SCALE: _____ | SIZE: _____ | DEPT: _____ | DRAWING NO. _____ | REV _____ |
| SHEET (0) OF 10 | D | MCD | E2001196 | 5 |






THIS DRAWING CONTAINS INFORMATION OF A PROPRIETARY NATURE AND IS THE PROPERTY OF INTEL CORPORATION. THE DRAWING IS TO BE KEPT UNDER STRICT CONTROL AND NOT REPRODUCED OR DISSEMINATED WITHOUT THE WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |

- 72D2 RD7
- 72D2 RD6
- 72D2 RD5
- 72D2 RD4
- 72D2 RD3
- 72D2 RD2
- 72D2 RD1
- 72D2 RD0

- RD0 J2 24
- RD1 J2 25
- RD2 J2 26
- RD3 J2 27
- RD4 J2 28
- RD5 J2 29
- RD6 J2 30
- RD7 J2 31
- SEL ROM J2 32
- 72D2 SEL ROM


TRI-STATE LINE DRIVER




RAM DATA DRIVERS

- DAT0 / 32B1
- DAT1 / 32B1
- DAT2 / 32B1
- DAT3 / 32B1
- DAT4 / 32B1
- DAT5 / 32B1
- DAT6 / 32A1
- DAT7 / 32A1

- 32B1 ADRF /
- 32B1 ADRE /
- 32B1 ADRD /
- 32B1 ADRC /
- 32B1 ADRB /
- 32B1 ADRA /
- 32C1 ADR9 /
- 32C1 ADR8 /
- 72D2 FLOAT



- 32C1 ADR7 /
- 32C1 ADR6 /
- 32C1 ADR5 /
- 32C1 ADR4 /
- 32C1 ADR3 /
- 32C1 ADR2 /
- 32C1 ADR1 /
- 32C1 ADR0 /



- J2 9
- J2 8
- J2 7
- J2 6
- J2 5
- J2 23
- J2 22
- J2 21


- ADR7'
- ADR6'
- ADR5'
- ADR4'
- ADR3'
- ADR2'
- ADR1'
- ADR0'
- ADRE' 72DB
- ADRE' 72DB
- ADRA' 72CB
- ADRB' 72DB
- ADRC' 72DB

TO PIGGYBACK


- J2 20
- J2 19
- J2 18
- J2 17
- J2 16
- J2 15
- J2 14
- J2 13

- ADR7' 72CB
- ADR6' 72CB
- ADR5' 72CB
- ADR4' 72CB
- ADR3' 72CB
- ADR2' 72CB
- ADR1' 72CB
- ADR0' 72DB, 10ZB8
- ADRE' 72DB, 10ZB8
- ADRF' 72DB, 10ZAB
- ADR0' 4ZDB, 5ZAB, 6ZCB, 7ZCB
- ADR1' 4ZDB, 6ZCB, 7ZCB
- ADR2' 7ZCB
- ADR3' 7ZCB
- ADR4' 7ZCB
- ADR5' 7ZCB
- ADR6' 7ZCB
- ADR7' 7ZCB

TO PIGGYBACK



| | | | | |
|---------------|---------|-----------|----------------------|--------|
| SCALE: NONE | SIZE: D | DEPT: MCD | DRAWING NO: E2801196 | REV: 5 |
| SHEET 8 OF 10 | | | | |




| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |

| SCALE | SIZE | DEPT | DRAWING NO. | REV |
|-------|------|------|-------------|-----|
| 1:1 | D | MCD | E2001196 | 5 |

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS PROVIDED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE WRITTEN CONSENT OF INTEL CORPORATION.


| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |



RAM TIMING AND REFRESH CONTROL

| | | | | |
|----------------|---------|-----------|----------------------|--------|
| SCALE: NONE | SIZE: D | DEPT: MCD | DRAWING NO: E2001196 | REV: 5 |
| SHEET 10 OF 10 | | | | |

ALL RIGHTS RESERVED. THIS DRAWING IS THE PROPERTY OF INTEL CORPORATION. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND ITS DISCLOSURE MAY BE IN THE PUBLIC INTEREST. BUT THE WRITTEN CONSENT OF INTEL CORPORATION IS REQUIRED.






- 5 CONNECTOR PINS, J17-5 AND J16-4, ARE TO BE CUT OFF FOR KEYING.
 - 4 JUMPER W3--2108 DEVICE TYPE A6H (S1627) CAN BE SUBSTITUTED FOR P/L ITEM NO. 16 IF JUMPER W3B-W3E IS DELETED, AND W3B W3A IS ALCFD.
 - 3 MARK DASH NO. AND REV LEVEL WITH CONTRASTING PERM COLOR, .12 HIGH, WHERE SHOWN.
2. WORKMANSHIP PER MCD QAW 007.
 1. ASSY PART NO. IS 1001241-04.
- NOTE: UNLESS OTHERWISE SPECIFIED,

| | | | |
|--|------|---|-----|
| intel | | 3065 BOWERS AVE. SANTA CLARA CALIF. 95051 | |
| TITLE PRINTED WIRING ASSEMBLY I/O CONTROLLER | | | |
| SIZE | DEPT | DRAWING NO | REV |
| D | MCSO | E 1001241 | 18 |

SHEET 1 OF 1

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS PROVIDED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.




- NOTES: UNLESS OTHERWISE SPECIFIED.
1. RESISTANCE VALUES ARE IN OHMS, 1/4W, ±5%.
 2. CAPACITANCE VALUES ARE IN MICROFARADS, 0.1UF, ±5%.
 3. OPTIONAL FUSE REQUIRES DELETION OF PARALLEL TRACE.
 4. UNNOTED IC'S VOLT # GND PIN ARE 14 OR 16 & 7 OR 8 RESPECTIVELY.

| | | | |
|--------------------------------------|------|---|-----|
| intel | | 3060 BOWERS AVE. SANTA CLARA CALIF. 95051 | |
| TITLE SCHEMATIC I/O CONTROLLER | | | |
| SIZE | DEPT | DRAWING NO. | REV |
| D | MCSD | E2001243 | 10 |

SHEET 1 OF 12


THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THE DRAWING IS ISSUED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |



DMA USED ONLY FOR:
RAM REFRESH
RAM → CRT
RAM → DISK

| | | | | |
|---------------|---------|-----------|-----------------------|---------|
| SCALE: NONE | SIZE: D | DEPT: WSD | DRAWING NO: E 2001243 | REV: 10 |
| SHEET 2 OF 12 | | | | |




| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |

- 8 SELECT MISCIN/ 5ZCB
- 9 SELECT KD/ 5ZBB
- A SELECT STATUS/ 4ZBB
- B SELECT DBBIN/ 4ZAB
- D SELECT B275/ 10ZBB
- E SELECT B253/ 1ZDB
- F SELECT B257/ 2ZCI

I/O PORT DECODE

- 0 SELECT DBBOUT/ 4ZBB
- 1 END DELAYED RESET/
- 2 CLOCK F0/ 4ZCB
- 3 SET F1/ 4ZCB
- 4 RESET F1/ 4ZCB
- 5 START TIMER/ 1ZCB
- 6 SELECT MISCOUT/ 5ZDB
- DMA REQ1 2ZCI
- 14 TEST POINT
- 28 SELECT I/
- 26 SELECT O/
- 34 DIRECTION/
- 36 STEP/
- 38 WRITE DATA/
- 40 WRITE ENABLE/


DATA SEPARATION




| | | | | |
|---------------|---------|-------------|----------------------|---------|
| SCALE: NONE | SIZE: D | DEPT: MLCSD | DRAWING NO: E2001243 | REV: 10 |
| SHEET 3 OF 12 | | | | |

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH-OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | | |
|-----------|-------------|-----|-----|------|
| LTR | DESCRIPTION | DFT | CHK | ENGR |
| - | SEE SHEET 1 | - | - | - |




| SCALE | SIZE | DEPT | DRAWING NO. | REV |
|-------|------|------|-------------|-----|
| NONE | D | MCSD | E 2001243 | 10 |




THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THE DRAWING IS RELEASED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | |
|-----------|-------------|-----|------|
| LTR | DESCRIPTION | DFT | ENGR |
| - | SEE SHEET 1 | - | - |

PARALLEL I/O




| SCALE | SIZE | DEPT | DRAWING NO. | REV |
|-------|------|------|-------------|-----|
| 1:1 | D | MCSE | E 2001243 | 10 |



| REVISIONS | | | |
|-----------|-------------|-----|-----|
| LTR | DESCRIPTION | DFT | CHK |
| - | SEE SHEET 1 | - | - |

| SCALE | NOTE | SIZE | DEPT | DRAWING NO | REV |
|---------------|------|------|------|------------|-----|
| SHEET 8 OF 12 | | D | MCSO | E7001243 | 10 |




THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THE DRAWING IS PROVIDED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH-OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | |
|-----------|-------------|-----|-----|
| LTR | DESCRIPTION | DFT | CHK |
| - | SEE SHEET 1 | - | - |

| | | | | |
|---------------|---------|------------|----------------------|---------|
| SCALE: NONE | SIZE: D | DEPT: MISC | DRAWING NO: E2001243 | REV: 10 |
| SHEET 9 OF 11 | | | | |

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

| REVISIONS | | | |
|-----------|-------------|-----|-----|
| LTR | DESCRIPTION | DFT | CHK |
| / | SEE SHEET 1 | / | / |



| | | | | |
|---------------|---------|----------|-----------------------|----------|
| SCALE: NONE | SIZE: D | DEPT: M. | DRAWING NO. E 2001243 | REV: 111 |
| SHEET: 2 OF 2 | | | | |