August 1977



Jsing the Melines © Intel Corporation, 1977

Contents

Using	the	Intel	8085
S	eria	1 1/0	Lines

INTRODUCTION				्									1
MCS Family Members													
Additional 8085 Instructions											·		1
CRT INTERFACE			÷	3.5	٠	*	•	٠		٠	•	٠	3
Hardware Interface		• •								•			3
Software Package													
OUTPUT ROUTINE			0.90						*			٠	5
INPUT ROUTINE		819											6
TIMING ANALYSIS	٠		×	÷	٠		٠			÷			6
BAUD RATE IDENTIFICATION R	O	U	T	I	V	Е	٠	٠			•	•	7
CASSETTE RECORDER INTERFACE .		•••		•		•	*					*	8
Hardware Design													8
Software													
OUTPUT ROUTINE												.1	0
INPUT ROUTINE													
ADDITIONAL COMMENTS	٠		٠				į.	٠	٠			. 1	2
APPENDIX	٠		٠	•	٠	•				•		.1	3

INTRODUCTION

This application note is intended to acquaint the reader with the Intel[®] MCS-85 family, and to explain how to use one of its key features, a direct serial data link between the CPU and the outside world. Two design examples will be provided: a versatile method for direct communications between the CPU and a CRT or other peripheral at any rate from 110 to 9600 baud, and a magnetic tape interface system which allows programs and data to be stored or loaded using a cheap audio cassette recorder. Both examples use software routines to replace extensive external hardware and to provide additional flexibility.

MCS Family Members

The MCS-85 family consists of the new 8085 N-channel, 8-bit microprocessor (Figure 1) and a variety of parts which provide memory, input/out-put, timing, and peripheral control capability.




Figure 1. 8085 Pinout Diagram

In many respects the 8085 can be thought of as simply a hardware refinement of the extremely popular Intel® 8080 processor, which was introduced in 1973. It is 100% software-compatible with its predecessor. In addition to being 50% faster, many of the external timing and control functions needed by the 8080A have been integrated into the 8085 (such as the 8224 Clock

Generator and the 8228 System Controller), thus reducing the system part count. Additional features include four additional maskable and non-maskable interrupt pins, increased drive capability, and two new input and output lines. These pins, called SID and SOD, provide a serial I/O data link with the CPU. The 8085 uses a standard 40-pin DIP package.

All members of the MCS-85 family require a single 5-volt power supply, greatly reducing system overhead. Several components combine a number of system functions (e.g., ROM and I/O), allowing a complete, useful microcomputer system to be assembled with as few as three integrated circuits, as shown in Figure 2. For example, the 8155 and 8156 RAM/IO/TIMER chips each contain 256 8-bit bytes of program or data storage, three programmable I/O ports, and a 14-bit timer/counter.

Since the internal architecture and instruction set of the 8085 is an extension of that of the 8080, all software written for the 8080 - including compilers, assemblers, and individual applications programs - will run without modification on the new processor. In fact, the complete upward compatibility of the MCS-85 system means that applications designed around the 8080 can be converted to using the 8085 at minimal cost, requiring little hardware redesign or program modification. An engineer already familiar with the 8080 will not need to learn a new architecture or mnemonics. Companies now using Intel's extensive line of design, development, and debugging tools can augment their systems with a series of 8085 support products (such as the SDK-85, ICE-85, and SBC boards) which are compatible with their present mainframe and peripherals.

Additional 8085 Instructions

The additional hardware features of the 8085 (handling multiple-level maskable interrupts and serial I/O) are supported with two new instructions. RIM (machine code 20H) is used to read the current status of the three interrupt masks into the accumulator. Additional bits are set to show what interrupts (if any) are pending, and the logical state of the SID input pin (pin 5). The complement of RIM is SIM (machine code 30H), which has a dual function depending on the current accumulator contents. If bits 3 or 4 of the accumulator are a logical one, SIM can be used to change the three

interrupt masks; if bit 6=1, SIM can set the SOD output (pin 4). The two functions of the SIM instruction operate independently. (If, at this point, the acronyms RIM, SIM, SID, and SOD are starting to blur in your mind, try to remember their roots instead: Read Interrupt Mask, Set Interrupt Mask, Serial Input Data, and Serial Output Data. Don't worry; of the other four ordered permutations of R&S, I&O, and M&D, only ROM is used elsewhere in this note, and then only in its traditional sense.)




Figure 2. 8085 Minimum System

A detailed explanation of the accumulator contents after and before RIM and SIM is given in Figure 3. The I/O pins both function with respect to positive logic: a "1" in the accumulator corresponds to a high voltage level, "0" to a level near ground. The SID and SOD lines are electrically compatible with normal TTL logic levels. (For full electrical specifications, the reader should consult the MCS-85 User's Manual.) If A6 is "0" prior to executing SIM, SOD will remain unchanged, regardless of the state of A7. After a Reset, SOD will be low. It should be noted that RIM does not affect the Sign Flag; in order to make a conditional jump based on the Serial Input Data state, a three instruction sequence should be used, such as shown in Examples 1 and 2. When serial data is to be assembled into a parallel word, a sequence such as in Example 3 can be used, which shifts the contents of register pair HL one bit to the left and appends the input data bit.




Figure 3. Effect of RIM and SIM Instructions

This note does not concern itself with the interrupt mask manipulation also made possible with RIM and SIM; for a full understanding of the interrupt capabilities of the 8085, see the User's Manual. To use SIM for altering the SOD state without fear of interfering with the interrupt mask status, one need only make sure that bits 3 and 4 of the accumulator are set to zero first.

```
EXAMPLE 1:
XXX
RIM
                 : READ SID LEYEL
ORR
                 : SET SIGN FLAG IF A7=1
        LAREL
                 ; JUMP IF SID HAS HIGH.
JN
2007
                 :\ ELSE CONTINUE.
EXAMPLE 2:
XXX
RIM
                 : READ SID
RAL
                 MOYE AT INTO CY
        SERVICE ; CALL SERVICE ROUTINE
CNC
                 ; \ IF SID WAS LOW.
XXX
                 : \ THEN CONTINUE.
EXAMPLE 3:
XXX
RIM
                 :READ SID DATA BIT
RAL
                 ; MOVE DATA INTO CY
MOV
        A.L
RAL
                 FROTATE DATA INTO L
MOV
        LA
        A.H
MOA
                 ; ROTATE OVERFLOW
RAL
MOV
        H. A
                 A INTO H
                 CONTINUE
XXX
```

On the following pages, examples are given showing two possible uses of the SID and SOD lines. The main purpose of these examples is not to give the reader a design after which he could model his own system — though, of course, this might be the case — but rather to illustrate the hardware and software interfaces and techniques necessary to implement a typical working subsystem.

CRT INTERFACE

Most microprocessor systems require some sort of serial communications. This may be selected for reasons of economy (to reduce the number of interconnections required in a distributed system), or it may be necessary in order to communicate with such common peripherals as CRT's or teletypewriters.

These peripherals all use a standard convention for transmitting serial ASCII code. Each data byte is transmitted as a series of 10 or 11 bits. The uniform time per bit corresponds to the data transmission rate. For example, if the transmission rate is to be 2400 baud (2400 bits per second), each bit time must be 1/2400 bps = 416.7 μ sec/bit. The standard 10-bit sequence consists of a logically

zero "Start" bit, 8 data bits (least significant bit first), and one or more stop bits (logic 1). An 11-bit sequence with two stop bits is used for 110 baud TTY's. The logic one level continues until the start bit of the next byte to ensure that each 10-bit sequence is initiated with a one-to-zero transition. The 8 bits transferred might be raw binary data or alphanumeric characters using the standard ASCII code. In this case, the most significant bit — the last data bit transmitted — will depend on the parity convention being used. This sequence is illustrated for the ASCII "space" character in Figure 4.




Figure 4. ASCII Space Character

The algorithm for receiving serial code involves sampling the incoming data at the middle of each bit time. The eight sampled values are shifted into a serial byte corresponding to the data originally transmitted. The one-to-zero transition at the beginning of each byte makes it possible to synchronize the sampling points relative to the start of each data sequence.

Hardware Interface

In general, any serial communications system will require both hardware and software interfaces. Since the SOD line can drive only one TTL load, additional current and voltage buffering is required to be compatible with the RS-232C interface standard used by most peripherals. A schematic for achieving this buffering is shown in Figure 5. The MC1488 and MC1489 circuits interface positive logic TTL signals with the RS-232 high voltage inverted logic levels.

Software Package

The software needed to drive the CRT interface is divided into three parts. All three use software timing and delay loops, with fixed and variable parameters. In conjunction, they are able to identify incoming signals at any rate from below 110 to over 9600 baud and respond at the same rate.




Figure 5. RS-232C Interface Schematic

Upon power-up or reset, or when the console device baud rate is changed, the baud rate identification subroutine (BRID) is called. This routine waits until an ASCII space character (20H) is received from the console. (Any other character will result in a case of mistaken identification.) When a space character is received, two time parameters are computed which correspond to the bit time and one-half the bit time of the baud rate being used. These are stored as variables BITTIME and HALFBIT. To output a character to the console, the character code is placed in register C, and the subroutine COUT is called. This routine uses BITTIME as a parameter for the software delay loop which determines the baud rate. To accept a character from the keyboard, CIN is called. CIN returns after the next key is typed, with the corresponding character code in register C. CIN uses both parameters BITTIME and HALFBIT.

Since COUT and CIN use time parameters computed by BRID, they will function at a rate the same as that of the initial space character input. Because of the nature of the software, the rate does not depend on the CPU clock frequency. This results in additional flexibility in the following respects:

- The software does not need to be modified if the 8085 crystal frequency is changed or Wait states are added.
- Since the time base is no longer critical, the quartz crystal could be replaced by a less expensive RC network, provided the frequency does not drift by more than a few percent during a session. Additional drift can be accommodated by periodically recalling the BRID routine.
- Communication is possible at non-standard baud rates which relaxes the constraints on system peripherals.

It should be noted, though, that slowing down the CPU clock will decrease its throughput proportionately. In addition, it will degrade the maximum resolution of the delay loops, with the result that the highest baud rates may no longer be achievable.

A more detailed analysis of the CRT interface routines will be presented in the order of increasing complexity: COUT, CIN, and BRID. Since SID and SOD are ideal for many applications which involve critical I/O timing, the timing techniques used here may be of interest to software designers. Accordingly, the mathematical derivation of the timing parameters is included in this analysis, as well as a justification for the BRID algorithm. The algebra involved might be a bit too tedious for designers unconcerned with generating software delays. If so, they (and other bored readers) have the freedom of choice to skip over the sections they find objectionable.

OUTPUT ROUTINE

It would seem natural to write data in the standard format in three stages: output a zero start bit, then the 8 data bits (using a loop sequence), then the stop bits. Each stage would incorporate its own appropriate delay and output sections, leading to unnecessary duplication. Instead, the code below executes the same main loop 11 times. Its bit manipulation routine inherently results in the correct data sequence being formed. It accomplishes this by using the carry and C register as a 9-bit pseudo-circular shift register. Initially CY=0. The algorithm outputs CY, waits one bit time, sets CY=1, and then rotates the pseudo-register right one bit. This repeats for 11 cycles. On the tenth and all subsequent loops, the output bit will be a logical one, since that bit had been set nine loops earlier while in the CY (see Figure 6).

When COUT is called the registers to be used must be preserved and interrupts disabled so the timing loop will not be disrupted. Clear the CY in preparation for outputting the start bit, and set the loop counter for 11 bits (if 110 baud will never be used, the counter could be set to 10):

Output of the contents of the CY:

The numbers in brackets indicate how many macine cycles are required for each instruction. They will be referred to in the timing analysis section.




Figure 6. Data Serialization Algorithm

Get stuck in a loop for the appropriate time (don't worry for now how "BITTIME" is determined):

	LHLD	BITTIME	(16)
002:	DCR	L	(D)
	JNZ	002	(D)
	DCR	Н	(D)
	JNZ	C02	(D)

Rotate the contents of register C right into the CY, while moving a one into the left end. Continue until all bits have been transmitted:

STC		(4)
HOY	A, C	(4)
RAR		<42
MOY	C. A	(4)
DCR	В	(4)
JN2	C01	<103

Restore processor status and return:

POP H POP B EI RET

INPUT ROUTINE

The console input routine uses the opposite procedure; instead of moving a bit from register C to the CY, then to A₇, then to SOD, CIN loads a bit from SID into A₇, then moves it to CY, then into register C.

First, set up the CPU as before:

CIN: PUSH H DI MVI B.9

When a start bit transition arrives, the first sampling should not be taken until the middle of the first data bit, one and one-half bit times after the transition. Await the start bit transition, then set up the delay parameter for one-half bit time:

> CI1: RIM (4> ORA A (4> JM CI1 (7> LHLD HALFBIT (16>

Loop for one-half bit time before starting to sample data:

CI2: DCR L (D)

JNZ CI2 (D)

DCR H (D)

JNZ CI2 (D)

Wait until the middle of the next bit before sampling SID, then move the data bit into CY:

> CI3: LHLD BITTIME (16)CI4: DCR L (D) CI4 (D) JNZ DCR (D) (D) JNZ CI4 (4) RIM PAL (4)

Decrement the bit counter. If this is the ninth cycle, the 8 data bits are in register C, so quit (the first stop bit will already have been received, and be in CY):

> DCR 8 (4) JZ CI5 (7)

Otherwise, continue. Rotate the data bit right into register C, and repeat the cycle:

MOV	A.C	(4)
RAR		(4)
MOV	C. A	(4)
NOP		<4>>
JMP	CI3	(10)

(A NOP is needed to make the COUT and CIN loops exactly equal in number of machine cycles, so that each can use the same delay parameter.) Restore status and return.

TIMING ANALYSIS

COUT and CIN now need to be provided with parameters for BITTIME and HALFBIT. It can be seen from the above code that each routine uses 61 + D machine cycles per input or output bit, where D is the number of cycles spent in either four line delay segment. If (H) and (L) are the contents of the H and L registers going into this section of code, then:

$$D = 22 + (\langle L \rangle - 1) \times 14 + (\langle H \rangle - 1) \times [(255 \times 14) + 25]$$
 (1)

If
$$\langle H \rangle' \equiv \langle H \rangle - 1$$
, $\langle L \rangle' \equiv \langle L \rangle - 1$, and $\langle HL \rangle' \equiv 256 \langle H \rangle' + \langle L \rangle'$ (2)

then

$$D = 22 + 14 (L)' + 3595 (H)'$$
 (3)

This can be approximated by:

$$D = 22 + 14 \langle HL \rangle' \tag{4}$$

This approximation is exact for $\langle H \rangle' = 0$; otherwise, it is accurate to within 0.3%. Thus each loop of COUT or CIN uses a total of:

$$C = 61 + D = 83 + 14 (HL)'$$
 machine cycles (5)

Each machine cycle uses two crystal cycles in the 8085, so the resulting data rate is:

$$B = \frac{\text{cycle frequency}}{C}$$

$$= \frac{\text{(crystal frequency)} \div 2}{83 + 14 \langle \text{HL} \rangle'}$$
(6)

For a typical calculation, see Example 4.

EXAMPLE 4

(HL)

To produce 2400 baud with the standard 6.144 MHz crystal:

$$2400 = \frac{(6.144 \times 10^{6}) \div 2}{83 + 14 \langle HL \rangle'}$$

$$14 \langle HL \rangle' = \left(\frac{6.144 \times 10^{6} \div 2}{2400}\right) - 83$$

$$\langle HL \rangle' = \left[\left(\frac{6.144 \times 10^{6} \div 2}{2400}\right) - 83\right]$$

$$\div 14 = 85.5 \cong 86$$

$$\langle HL \rangle' = 8610 = 0056H$$

To determine the true data rate this parameter will

= 0157H = BITTIME

Date Rate =
$$\frac{6.144 \times 10^6 \div 2}{83 + 14(86)}$$

produce, substitute into equation (6):

= 2387 baud, which is 0,54% slow.

For 9600 baud, the same calculations will yield (HL)' = 17, which is actually 0.3% slow; a sizzling 19200 baud or 38400 baud could each be generated to within 5% if (HL)' = 6 or 0! Table 1 presents the parameters for several standard baud rates.

Notice that the resolution of the delay algorithm—
the difference between bit times resulting from
parameters which differ by one— is 14 machine
cycles. As a result, the true bit delay produced can
always manage to be within ±2.3 µsec of the delay

desired. This guarantees that at rates up to 9600 baud, where each bit time is at least 104 μ sec wide, some value of BITTIME can be found which will be accurate to within 2.2%.

BAUD RATE IDENTIFICATION ROUTINE

The function of BRID is to compute the appropriate parameters BITTIME and HALFBIT. It accomplishes this by observing the data pattern received when the space bar is pressed on the console device. Since a space character has the ASCII code 20H = 00100000B, the pattern represented back in Figure 4 is transmitted. Notice that the initial zero level is 6 bits wide. Suppose it could be determined that this corresponds to M machine cycles. Then one bit would correspond to (M÷6) machine cycles. The reason for dividing down a space several bits long is so that any distortion caused by the signal rise and fall times, or any lack of precision in detecting the two transitions, will be reduced by a factor of six. Since the bit period of COUT and CIN is 83 + 14 (HL), BRID must generate a value (HL) such that:

$$M \div 6 = 83 + 14 \langle HL \rangle'$$
 (7)

$$(HL)' = \frac{(M \div 6) - 83}{14}$$
 (8)

$$\langle HL \rangle' = \frac{M}{84} - 6 \text{ (approximately)}$$
 (9)

This value can be determined by setting register pair HL to -6, then incrementing it once every 84 machine cycles during the period that the incom-

Table 1

DELAY PARAMETERS FOR STANDARD BAND RATES USING 6.144 MHz CRYSTAL

TARGET BAUD RATE	(HL) 10 (See Text)	(HL) 16 (See Text)	(HL) or BITTIME (See Text)	HALFBIT	ACTUAL BAUD RATE PRODUCED	% ERROR
110	1989	07C5	08C6	04E3	109.99	-0.006
150	1457	05B1	06B2	03D9	149.99	-0.005
300	726	02D6	03D7	026C	299.80	-0.068
600	360	0168	0269	01A5	599.65	-0.059
1200	177	00B1	01B2	0159	1199.5	-0.039
2400	86	0056	0157	012C	2386.9	-0.547
4800	40	0028	0129	0115	4777.6	-0.469
9600	17	0011	0112	0109	9570.1	-0.312
19200	6	0006	0107	0104	18395.2	-4.37

ing signal is zero. BITTIME is then obtained by individually incrementing registers H and L. To obtain HALFBIT, divide the value of (HL) determined above by two before incrementing each register.

In order to implement this algorithm, set HL to -6, verify that the incoming signal is a logic one, then wait for the start bit transition.

MYI	A, 000H
SIM	
LXI	H, -6H
RIM	
ORA	A
JP	BRI1
RIM	
ORA	A
JM	BR12
	SIM LXI RIM ORA JP RIM

Increment register pair HL, then delay so that each cycle will require 84 machine cycles:

BRI3:	INX	Н	(6)
	MYI	E. 94H	(7)
BRI4:	DCR	E	(53)
	JNZ	BR14	(11)

Check if SID is still low. If so, repeat:

RIM		<4>>
ORA	A	(4)
JP	BRI3	(10)

Otherwise continue. Store HL temporarily for the HALFBIT calculation. Obtain and store BITTIME:

PUSH H
INR H
INR L
SHLD BITTIME

Restore HL, calculate HALFBIT, and return:

POP	Н
ORA	A
MOY	A, H
RAR	
MOA	H, A
YOM	A.L
RAR	
YOM	LA
INR	H
INR	L
SHLD	HALFEIT
RET	

The assembled listings for these subroutines, along with a simple test program, is presented in the Appendix.

CASSETTE RECORDER INTERFACE

There are many situations where data has to be transmitted through a non-ideal medium. To give three typical examples, a system with electrically isolated elements might require that signals be AC coupled, communications through an audio network (such as telephone or radio) are greatly bandwidth limited, and some applications (such as a distributed network in an industrial environment) must tolerate random electrical noise. Attempting to record data on a cheap cassette recorder (the one used for this note cost \$17.00) will reveal all of these shortcomings, plus one: The tape speed fluctuates significantly and varies as the batteries run down, hence the data rate is inconsistent.

The recording scheme used here makes very few demands on the transmission medium. It makes no attempt to transmit DC voltage levels. Instead, data is transmitted by a series of variable length tone bursts. The dominant frequency of the tone used can be selected to be within the passband of the particular medium. Data is transmitted with each bit composed of a tone burst followed by a pause. The first third of a bit period is always a tone burst, the middle third is either a tone burst continuous with the first or a pause corresponding to, respectively, a one or zero, and the final third is always a pause, as shown in Figure 7. Thus, data is distinguished by the burst/pause ratio.

Hardware Design

These tone bursts are obtained from the 8085 SOD line, using analog signal conditioning to eliminate the DC component of the waveform. (This low frequency component is due to the single-ended nature of the SOD line: it's deviations from ground are all positive, which unbalances the capacitive input stage of the recorder.) A suggested interface circuit is shown in Figure 8, using one LM324 quad op amp and a few standard value discrete components which should be available in even a digital design laboratory. On playback, analog circuitry is again used to detect the presence of a tone burst. In Figure 8, A2 buffers the incoming signal, and A3 inverts it. The peaks of these two signals are transmitted through D1 or D2 and are filtered by an RC network. Comparator A4 then squares up the output and produces the logic signal read

by the SID pin. Since the op amps are powered by the single 5-volt supply, a 2.0-volt reference level is obtained from a resistive voltage divider. The waveforms present at several points in the circuit are shown in Figure 9.

Software

The algorithm for reading a data bit off the tape is simple and straightforward: If the tone burst is longer than the pause, the bit is a one. Otherwise, it is a zero. Since only the time ratio is considered, any variation in tape speed will not affect the data determination.

VOLUME CONTROL

A question that arises with any audio cassette interface is how to set the volume control. (Recording level is usually determined internally.) When the play-back level is correct, the logic signal output from A4 will have either a one-third or two-thirds duty cycle. This can be readily observed with an oscilloscope. In the field, an old-fashioned mechanical-type voltmeter could be connected to the A4 output, and the volume adjusted until the meter needle hovered somewhere between 1/3 and 2/3 the high level output voltage. With random data, the reading would be about 2 volts. There will be a fairly wide range of acceptable volume settings. (Since the quivering meter needle is being used here for inertial signal averaging, a digital voltmeter would not be very helpful in this application.)




Figure 7. Tape Interface Data Recording Scheme




Figure 8. One Chip Magnetic Tape Interface Schematic




Figure 9. Analog Signal Waveforms

After the CRT software analysis, the tape routines are almost trivial. TAPEO is a subroutine for outputting the contents of register C to a cassette recorder. TAPEIN reads 8 bits into register C.

OUTPUT ROUTINE

TAPEO calls a subroutine named BURST three times for each bit. If A₆ (the SOD enable bit) is set when BURST is called, a square-wave tone burst will be transmitted. If A₆ is not set, BURST simply delays for exactly the same amount of time before returning. The three calls are used to, respectively, output the initial burst, output the data burst/space, and create the space at the end of each bit. Nine bits will be output: the eight data bits (LSB first) followed by a zero bit. The start of the initial burst of the trailing zero is needed to mark the end of the final space of the preceding data bit.

Start each bit by outputting a tone burst:

TAPEO: MVI B.9
T01: MVI A.0C0H
CALL BURST

Rotate register C through CY:

Move CY to the SOD enable bit position, A₆. Simultaneously set A₇ to one, and clear all other bits. Output a tone burst or space, depending on the previous contents of CY:

Clear the accumulator, and output a space:

Keep cycling until the full 9-bit sequence is finished:

The BURST subroutine executes the SIM instruction CYCNO times, at intervals of 29 + 14 (HALFCYC) machine cycles. In between each SIM, bit A₇ is complemented. CYCNO should be an even number. If A₆ is set upon calling BURST a square-wave will be created. Otherwise, the same code sequence is followed but SOD does not change — thus a space results.

BURST	MVI	D. CYCNO	(7)
801:	SIM		<4>>
	MYI	E, HALFCYC	(7)
BU2:	DOR	Ε	<4>>
	JNZ	802	(7/10)
	XRI	88H	(7)
	DCR	D	(4)
	JNZ	BU1	(7/10)
	RET		<10>

INPUT ROUTINE

TAPEIN uses a subroutine called BITIN to move the data at the SID pin into the CY. The maximum rate at which SID is read is limited by a delay loop in BITIN.

Initialize the bit counter and the register D, which will keep track of the tone burst time. If a tone burst is being received when TAPEIN is called, wait until the burst is over:

TAPEIN: NVI B.8

NVI D.90H
TI1: CALL BITIN
JC TI1
CALL BITIN
JC TI1

(Throughout this subroutine, a level transition is recognized only after it has been read once initially and then verified on the next reading. This provides some degree of software noise immunity.) Now await the start of the next burst:

TI2: CALL BITIN
JNC TI2
CALL BITIN
JNC TI2

The next burst has now arrived. Keep reading the SID pin, decrementing register D (thus making it more negative), each cycle until the pause is detected:

TI3: DCR D
CALL BITIN
JC TI3
CALL BITIN
JC TI3

Now continue reading the SID pin, incrementing the D register (back towards zero), each cycle until the next burst is received:

TI4: INR D
CALL BITIN
JNC TI4
CALL BITIN
JNC TI4

Now, if the burst lasted longer than the space, D was not incremented all the way back to zero; it is still negative. If the space was longer, D was incremented up through zero; it is now positive. In other words, the sign bit of D will now correspond to the data bit that would lead to each of these results. Move the sign bit into the CY, then rotate it into register C:

MOV A.D RAL MOV A.C RAR MOV C.A MVI D.00H Continue until the last bit has been received:

DCR B JNZ TI3 RET

(Notice that the first half of this subroutine is incorporated in the second half. In fact, the assembled listing included in the Appendix makes use of this fact to eliminate 24 bytes of duplicated code.)

BITIN waits a short time in order to regulate the sampling rate, then reads SID and moves the data bit into the CY:

BITIN:	MVI	E, CKRATE	<7>
BI1:	DOR	E	<4>>
	JNZ	BI1	(7/10)
	RIM		(4)
	RAL		(4)
	RET		<10>

The tone burst frequency and duration, and the TAPEIN sampling rate are determined by HALFCYC, CYCNO, and CKRATE. Tables 2 and 3 give typical values.

Table 2

EXAMPLE COMBINATIONS OF HALFCYC AND CYCNO.

ALL VALUES IN DECIMAL

APPROXIMATE	CORRESPONDING	RESULTING DATA RATE								
TONE FREQUENCY	HALFCYC VALUE	8	20 10	100 50	CYCNO CYC/BURST					
500 Hz	217	42	17	3.3	bps					
1 kHz	108	83	33	6.6	bps					
2 kHz	53	166	66	13	bps					
5 kHz	20	414	166	33	bps					
10 kHz	9	826	330	66	bps					

Table 3

MAXIMUM SAMPLING RATES

FOR VARIOUS VALUES OF

CKRATE

CKRATE VALUE	SAMPLING RATE (INCLUDING CALL & RET)
1	17.6 µsec
20	104 μsec
80	378 µsec
250	1.14 msec

The Appendix also includes a simple block record routine utilizing TAPEO. Before calling BLKRCD, HL must be set to the start of the desired block, and the recorder turned on manually. Successive bytes will be recorded until the end of that page, i.e., until L is incremented to zero. The playback routine requires presetting HL to the target address and turning on the recorder before PLAYBK is called. These routines incorporate a long tone burst before each data block to allow a recorder with Automatic Gain Control to stabilize before the data starts.

ADDITIONAL COMMENTS

The two design examples given so far were built up using an SDK-85 System Design Kit. Both hardware interfaces were wire-wrapped on the ample breadboarding area provided on the board. The connections between SID and SOD and the onboard TTY interface were broken, so as not to affect the 8085 I/O electrical characteristics.

The CRT interface was tested with a Beehive Mini-Bee II Terminal in the full duplex mode at each of its 14 possible transmission rates, from 110 to 9600 baud. It was also checked out at 19200 baud using a Beehive B-100 terminal. In addition, the software was exercised using an SBC 80/20 system as a variable baud rate character generator and receiver.

An additional advantage to having software selectable communications rates is that it would be possible to communicate with several system periperals, each at its own preferred rate, without having to duplicate hardware. For example, the addition of a single 7408 AND gate and an output port (such as on the 8155) would make it possible to use the same two RS-232 circuits to interface with up to seven I/O devices (see Figure 10). Three of the MC1488 drivers have Enable inputs which can be controlled by the output port. One AND gate can be used to buffer the SOD line and drive the MC1488 Data inputs. The rest of the 7408 can be configured as a four input AND gate. This would act as an inverted logic OR gate to reduce the four MC1489 receiver outputs to a single line, which could be read by the SID. This assumes that only one input device (CRT, PTR) at a time will be used (which is usually the case in a non-time shared, interactive application), and that the unused devices are transmitting a logic one level (which should also be the case).




Figure 10. Interfacing 8085 to Multiple Peripherals

The software needed to support additional peripherals would be simple and straightforward. A routine intended to dump a section of memory to a paper tape punch, for example, would first have to store BITTIME and HALFBIT somewhere (perhaps on stack), load the variables with new parameters corresponding to the paper tape punch rate, and then write a bit pattern to the output port which would disable the console driver and enable the punch (and perhaps a typewriter). After the dump was over, the original time parameters and driver status would be restored.

As explained before, the BRID routine computed rate parameters based on the fact that an ASCII "space" character resulted in a zero level 6 bits long. Conceivably, some obscure peripherals might produce a transient between successive zero bits. (This might be the case, for example, if the signal was produced by mechanical rather than electronic means.) If so, the BRID algorithm used here probably would not work reliably. Once the two time parameters were identified, though, COUT and CIN could still be used. An alternate algorithm for baud rate identification would require a table in ROM (note the fifth and final R/S-I/O-M/D permutation). This table would contain a list of delay parameters corresponding to the standard transmis-

sion rates, as computed for the selected crystal frequency. Initialization would require the operator to hit a specific key several times (usually the "U" key, which generates a pattern of alternating ones and zeros). The identification routine would attempt to "read" this pattern at each baud rate, in turn, until finding the rate at which the read was successful.

The cassette recorder used to develop the tape interface was a Lloyd's push-button model which cost \$17 in 1972. Empirical testing has indicated that for this application, the quality of the cassette recorder is less critical than the quality of the tape itself. In other words, some 33¢ cassettes were not very reliable, even when used with more expensive recorders.

When using a cassette at the beginning of a side, allow the tape to run for about 10 seconds until the leader has passed before starting to write data. Otherwise, data will be lost to the leader.

Depending on the recorder quality, the tone burst frequency and duration can be optimized for higher data rates by modifying HALFCYC and CYCNO. If so, CKRATE should also be reduced, so that between about 10 and 80 data samplings are made during a single (one-third width) tone burst. At greatly increased frequencies, some of the

components in the analog interface might also be modified.

The two simple routines for recording and playing back blocks of data were intended to illustrate one way of using TAPEIN and TAPEO, and therefore do not contain any provisions for error detection or correction. Depending on the nature of a particular application, these routines could be augmented with parity bit or checksum comparison, or an error correcting code technique.

Funny things happen when recording and playing back a page of RAM which includes the subroutine stack. Eventually, PLAYBK will start writing over the data at the top of the stack, destroying the subroutine traceback sequence. The next RET instruction will then cause a jump to a place where you'd rather not be.

The printout reproduced in the Appendix includes the assembled listings for the CRT and magnetic tape interfaces discussed in this application note. The object code produced was programmed into an 8755 EPROM, which was installed in the expansion PROM socket of the SDK-85 board. Some very minor differences exist between this listing and the code segments presented earlier, which were written for maximum clarity.

APPENDIX

ISIS-II 9000/8085 ASSEMBLER, V1 0

HODULE

PAGE 1

LOC OBJ

SE0

SOURCE STATEMENT

0 # MODES TITLE(19085 SERIAL I/O NOTE APPENDIX1)

LOC	OBJ	SE0	SOURCE STA	TEMENT	
		1 2; 3; 4; 5; 6; 7; 8;	IN INTEL SERIAL I/ INTERFACE SECTION I TAPES. T	CORPERA O LINES WITH A S A MAG HE CODE BE PAR	UTOMATIC BAUD RATE IDENTIFICATION; THE SECOND NETIC TAPE INTERFACE FOR STORING DATA ON CASSETTE PRESENTED HERE IS ORIGINED AT LOCATION 800H, T OF AN EXPANSION PROM IN AN INTEL SDK-85
		10 ; 11	21310172		
2008 2008 0008 0009		12 13 BITTIME 14 HALFBI 15 BITSO 16 BITSI 17	EQU 2	0CAH 1	ADDRESS OF STORAGE FOR COMPUTED BIT DELAY ADDRESS OF STORAGE FOR HALF BIT DELAY DATA BITS PUT OUT (INCLUDING TWO STOP BITS) DATA BITS TO BE RECIEVED (INCLUDING ONE STOP BIT)
0800		18 19	ORG 8	89H	STARTING ADDRESS OF SDK-85 EXPANSION PROM
			MESSAGE. ON THE DI	M CONSO THERE SPLRY T	LE, AND THEN RESPONDS WITH A DATA RATE VERIFICATION AFTER, CHARACTERS TYPED ON THE KEYBOARD ARE ECHOED
8800	310020	25 CRTTST		P. 2000H	
	3E00	26 CRT1:		ь өсөн	SOD MUST BE HIGH BETWEEN CHARACTERS
9895 9996	39 CD1A08	27 28	SIM CALL B	RID	; IDENTIFY DATA RATE USED BY TERMINAL
	CD1868 CD4768	29		35.010 1	OUTPUT SIGNON MESSAGE AT RATE DETECTED
	CD8R08				READ NEXT KEYSTROKE INTO REGISTER C
989F		31	- 발경 (이번에 걸린	. C	
	B7	32	OPA A		CHECK IF CHARACTER WAS A (BREAK) (ASCII 00H)
0811	CA0308	33	JZ C	RT1	; IF SO, RE-IDENTIFY DATA RATE
		34			THIS ALLOWS ANOTHER RATE TO BE SELECTED ON CRT
	CD6908	35			OTHERWISE COPY REGISTER C TO THE SCREEN
0817	C39098	36	JMP E	CHO	CONTINUE INDEFINITELY (UNTIL BREAK)
		37 38 ; BRID	BAUD RATE	IDENTI	FICATION SUBROUTINE
		39 ;	EXPECTS A	KCRO (ASCII 20H) TO BE RECIEVED FROM THE CONSOLE.
		40 ;	THE LENGT	H OF TH	E INITIAL ZERO LEVEL (SIX BITS WIDE) IS MEASURED
		41 ;	IN ORDER	TO DETE	RMINE THE DATA RATE FOR FUTURE COMMUNICATIONS.
081A	20	42 BRID-	RIM		EVERIFY THAT THE "ONE" LEVEL HAS BEEN ESTABLISHED
081B		43			; \ AS THE CRT IS POHERING UP
	F21A08	44		81D	
	20	45 BRI1:	RIM		MONITOR SID LINE STATUS
0829		46			
	FR1F08	47			; LOOP UNTIL START BIT IS RECIEVED
27 6 7 47	21FAFF	48			BIAS COUNTER USED IN DETERMINING ZERO DURATION
	1E04	49 BRI3:		. 94H	. 52 HOOLINE CHOIC DE OU LOOP
	10	50 BRI4:			53 MACHINE CYCLE DELAY LOOP
	C22908	51		RI4	. INCOMENT COUNTED EVED U OU CUCI ES UNITE SES TO LOS
082D 082E	23	52 53	INX H RIM		INCREMENT COUNTER EVERY 84 CYCLES WHILE SID IS LOW

	I 8080/8085 ERIAL I/O N			0	MODULE	PAGE 3
F00	08J	SEQ.	,	SOURCE	STATEMENT	
082F	B7	54		ORA	R	
0830	F22708	55		JP	BRI3	
		56				CHLO NOW CORRESPONDS TO INCOMING DATA RATE
0833	E5	57		PUSH	н	SAVE COUNT FOR HALFBIT TIME COMPUTATION
0834	24	58		INR	H	BITTIME IS DETERMINED BY INCREMENTING
0835	20	59		INR	L	; \ H AND L INDIVIDUALLY
0836	220820	60		SHLD	BITTIME	
0839	E1	61		POP	Н	RESTORE COUNT FOR HALFBIT DETERMINATION
083A	B7	62		OPA	A	; CLEAR CARRY
983B	70	63		MOY	A.H	; ROTATE RIGHT EXTENDED <hl></hl>
083C	1F	64		RAR		:\ TO DIVIDE COUNT BY 2
683D	67	65		MOY	H/A	
6 83E	70	66		MOA	R.L.	
083F		67		RAR		
0840		68		MOA	L.A	
0841		69		INR	н	PUT H AND L IN PROPER FORMAT FOR DELAY
9842	20	70		INR	L	:\ SEGMENTS (INCREMENT EACH)
	22CR28	71		SHLD	HALFEIT	; SAVE AS HALF-BIT TIME DELAY PARAMETER
0846	C9	72		RET		
		73				
		917				N MESSAGE TO THE CRT AT WHAT SHOULD BE THE CORRECT RATE.
210.510	2012951345129F	75				IS UNINTELLIGIBLE WELL, SO IT GOES.
	215508		SIGNON:			; LOAD START OF SIGN-ON MESSAGE
084A	(C) (C) (C)		51:	MOA	C, M	GET NEXT CHARACTER
084B		78		XRA	A	CLEAR ACCUMULATOR
084C		79		ORA	C	CHECK IF CHARACTER IS END OF STRING
084D		89		RZ	220.2	RETURN IF SIGN-ON COMPLETE
9207	CD6908	81		CALL	COUT	ELSE OUTPUT CHARACTER TO CRT
9851		82		INX	Н	; INDEX POINTER
0852	C34A08	83		JMP	51	ECHO NEXT CHARACTER
0055	OB	84	CTDVO	20	0011 0011	(CD) (1 E)
9855 9356		85	STRNG:	DB	BOH, BHH	; (OR)(LF)
9856		0.5		0.0	ADDIES D	OTE OUTOUR
	42415544	86		DB	BHUD K	ATE CHECK
	20524154 45204348					
	454348					
0365 0365		87		08	anu agu	; (CR)(LF)
0867		01		UU	ODIN OTH	, consters
9868		88		0B	00H	; END-OF-STRING ESCAPE CODE
0000		89		00	0011	The or Strains about
				CONSO	LE OUTPUT	SUBROUTINE
		91				ENTS OF THE C REGISTER TO THE CRT DISPLAY SCREEN
0869	F3		COUT:	DI		
986A	100000	93		PUSH	В	
686B		94		PUSH	Н	
	060B	95		MAI	50	SET NUMBER OF BITS TO BE TRANSMITTED
086E		96		XRA	A	; CLEAR CARRY
	3E80		CO1:	MVI	A, 80H	
0871		98		RAR	0124708097	; MOVE CARRY INTO SOD DATA BIT OF ACC
0872		99		SIM		; OUTPUT DATA BIT TO SOD
	2AC820	100		LHLD	BITTIME	
0876	20	101	002:	DCR	L	; WAIT UNTIL APPROPRIATE TIME HAS PASSED
				-		

ISIS-II	8080/808	5 ASSEMBL	ER, V1.	0	MODULE	PAGE 4
8085 SE	RIAL I/O	NOTE APPE	ENDIX			
LOC	0BJ	SE0	9	OURCE S	TATEMENT	
0877	C27608	102		JNZ	002	
887A	25	103		DCR	H	
0878	C27608	104		JNZ	C02	
987E	37	105		STC		SET WHAT WILL EVENTUALLY BECOME A STOP BIT
087F	79	106		MON	A.C	ROTATE CHARACTER RIGHT ONE BIT,
6886	1F	107		RAR		:\ MOVING NEXT DATA BIT INTO CARRY
0881	1000	198		MOV	C. A	
9882		109		DCR		CHECK IF CHARACTER (AND STOP BIT(S)) DONE
	C26F08	110		JNZ	940	; IF NOT, OUTPUT CURRENT CARRY
0886	150.12	111		POP	H	RESTORE STATUS AND RETURN
9887 9888		112 113		POP EI	8	
6889		114		RET		
6002	L3	115		KEI		
		116	CIN	CONSOL	INPUT SHE	BROUTINE WAITS FOR A KEYSTROKE AND
		117 ;				BITS IN REG C.
088A	F7	118 0		DI	F1111 0 1	ATTS IN NEG C.
6888	31000	119		PUSH	H	
0.00000	8689	120		MVI		; DATA BITS TO BE READ (LAST RETURNED IN CY)
888E		121 (RIM		WAIT FOR SYNC BIT TRANSITION
988F	87	122	1887C	ORA	R	
0890	FA8E88	123		JM	CI1	
0893	2ACA28	124		LHLD	HALFBIT	
0896	20	125 (012:	DCR	L	HAIT UNTIL MIDDLE OF START BIT
0897	C29608	126		JNZ	CI2	
089A	25	127		DCR	Н	
089B	C29608	128		JNZ	CI2	
307740	2AC820	129 (LHLD	BITTIME	; HAIT OUT BIT TIME
98A1	400 (0000000)	139 (014:	DCR	L	
	C2R108	131		JNZ	CI4	
09A5		132		DCR	H GT4	
	C2R108	133		JNZ	CI4	CHECK CID I THE LEVEL
0999 0889	200	134 135		RIM RAL		; CHECK SID LINE LEVEL ; DATA BIT IN CY
664B		135		DCR		DETERMINE IF THIS IS FIRST STOP BIT
	CAB608	137		JZ	Spark or	; IF SO, JUMP OUT OF LOOP
08AF		138		MOV	0.03500	ELSE ROTATE INTO PARTIAL CHARACTER IN C
98B9		139		RAR		ACC HOLDS UPDATED CHARACTER
08B1		140		MOY	C, A	
08B2	99	141		NOP		; EQUALIZES COUT AND CIN LOOP TIMES
08B3	CZ9E08	142		JMP	CI3	
0986	E1	143 (15:	POP	H	
0887	FB	144		EI		
0888	C9	145		RET		; CHARACTER COMPLETE
		146				
		147 ; 148	****	******	******	**************************************
		149 ;	ř	THE FOL	LOWING CO	DOE IS USED BY THE CASSETTE INTERFACE.
		150 ;				EO AND TAPEIN ARE USED RESPECTIVELY
		151				CEIVE AN EIGHT BIT BYTE OF DATA. REGISTER C
		152				IN EITHER CASE. REGISTERS A, B, &C ARE ALL DESTROYED.
9919		153 (CYCNO	EQU	16	FTWICE THE NUMBER OF CYCLES PER TONE BURST
001E		154 H	HALFCYC	EQU	30	DETERMINES TONE FREQUENCY

LOC	OBJ	SEQ	,	50URCE	STATEMENT	
0016		155	CKRATE	EQU	22	; SETS SAMPLE RATE
00FA		156	LEADER	EQU	250	NUMBER OF SUCCESIVE TONE BURSTS COMPRISING LEADER
00FA		157 158	LDRCHK	EQU	258	JUSED IN PLAYEK TO VERIFY PRESENCE OF LEADER
			; BLKRCD		OUTPUTS	A VERY LONG TONE BURST (<leader) td="" times<=""></leader)>
		160	j			MAL BURST DURATION) TO ALLOW RECORDER ELECTRONICS
		161	;		AND AGC	TO STABILIZE, THEN OUTPUTS THE REMAINDER OF THE
		162	i		256 BYTE	E PAGE POINTED TO BY (H), STARTING AT BYTE (L).
08B9	0EFA	163	BLKRCD:	MVI	C. LEADER	R; SET UP LEADER BURST LENGTH
08BB	3EC0	164		MVI	A, OCOH	SET ACCUMULATOR TO RESULT IN TONE BURST
98BD	CDF008	165	BR1:	CALL	BURST	; OUTPUT TONE
0800	9D	166		DCR	C	
08C1	C2BD08	167		JNZ	BR1	SUSTAIN LEADER TONE
08C4	AF	168		XRA	A	CLEAR ACCUMULATOR & OUTPUT SPACE, SO THAT
98C5	CDF008	169		CALL	BURST	START OF FIRST DATA BYTE CAN BE DETECTED.
98C8	4E	170	BR2:	MOV	C. M	GET DATA BYTE TO BE RECORDED
68Ca	CDD108	171		CALL	TAPEO	;OUTPUT REGISTER C TO RECORDER
6800	20	172		INR	L	; POINT TO NEXT BYTE
68CD	C2C888	173		JNZ	BR2	
6806	C9	174		RET		AFTER BLOCK IS COMPLETE
		175				
		176				
		177	; TAPEO		OUTPUTS	THE BYTE IN REGISTER C TO THE RECORDER.
		178	7.1		REGISTE	RS A, B, C, D, &E ARE ALL USED.
0801	F3	179	TAPEO:	DI		
8802		180		PUSH		; D&E USED AS COUNTERS BY SUBROUTINE BURST
ACT (100)	0609				B, 9	18 18 18 18 18 18 18 18
	AF		T01:	XRA	A	; CLEAR ACCUMULATOR
	3EC0	183		MVI		SET ACCUMULATOR TO CAUSE A TONE BURST
	CDF008	184		CALL	BURST	
080B	0.000	185		MOA	H, C	; MOVE NEXT DATA BIT INTO THE CARRY
	1F	186		RAR		
	4F	187		MOA		CARRY WILL BECOME SOD ENABLE IN BURST ROUTINE
	3E01	000.00		WAI	H' RIH	SET BIT TO BE REPEATEDLY COMPLEMENTED IN BURST
	1F	189		PAR		
	1F	190		RAR	DUDGE	
	CDF008	320,000		CALL		OUTPUT EITHER A TONE OR A PAUSE
08E5		192		XRA	PURCT	
	CDF008	193		CALL	BURST	; OUTPUT PAUSE
08E9	C2D508	194		DCR	30770	REPEAT UNTIL BYTE FINISHED
	D1	195 196		JNZ POP		RESTORE STATUS AND RETURN
757770	FB	197		EI	V.	TRESTORE STRIOS AND RETORN
09EF		198		RET		
OOEL	63	199		PEI		
poca	1610			MUT	ה, בטרונות	SET NUMBER OF CYCLES
	30			SIM		COMPLEMENT SOO LINE IF SOO ENABLE BIT SET
100000000000000000000000000000000000000	1E1E	202		MVI	E, HALFO	
	10		BU2:	DCR	10000	REGULATE TONE FREQUENCY
	C2F508	203		JNZ	BU2	consequentle of street, in the world the file
	EE80	205		XRI		COMPLEMENT SOD DATA BIT IN ACCUMULATOR
	15	206		DCR	D	CONTRACTOR OF THE STATE OF THE
MOLD.					100	

37 S	I 8080/808 ERIAL I/O			. 0	MODULE	PAGE 6
LOC	OBJ	SE0		SOURCE	STATEMENT	
08FF	C9	208		RET		
		289				
			; PLAYBK		WAITS F	OR THE LONG LEADER BURST TO ARRIVE, THEN CONTINUES
		211	I		READING	BYTES FROM THE RECORDER AND STORING THEM
		212	;		IN MEMO	RY STARTING AT LOCATION (HL).
		213	;	CONTIN	UES UNTIL	THE END OF THE CURRENT PAGE ((L)=0FFH) IS REACHED.
0900	0EFA	214	PLAYEK:	MVI	C. LDRCH	K ; <ldrchk> SUCCESSIVE HIGHS MUST BE READ</ldrchk>
0902	CD3D09	215	PB1:	CALL	BITIN	; \ TO VERIFY THAT THE LEADER IS PRESENT
0905	D20009	216		JNC	PLRYBK	AND ELECTRONICS HAS STABILIZED
0908	ØD	217		DCR	C	
8909	C20209	218		JNZ	PB1	
090C	CD1509	219	PB2:	CALL	TAPEIN	GET DATA BYTE FROM RECORDER
090F	71	229		MOY	M, C	STORE IN MEMORY
0910	20	221		INR	Ł	INCREMENT POINTER
0911	C20C09	222		JNZ	PB2	REPEAT FOR REST OF CURRENT PAGE
0914	C9	223		RET		
		224				
		225	; TAPEIN	CASSET	TE TAPE I	NPUT SUBROUTINE. READS ONE BYTE OF DATA
		226	1	FROM T	HE RECORD	ER INTERFACE AND RETURNS WITH THE BYTE IN REGISTER
0915	0609	227	TAPEIN:	MVI	B, 9	READ EIGHT DATA BITS
0917	1600	228	TI1:	MVI	D. 00H	; CLEAR UP/DOWN COUNTER
0919	15	229	TI2:	DCR	D	DECREMENT COUNTER EACH TIME ONE LEVEL IS READ
091A	CD3D09	230		CALL	BITIN	
091D	DR1909	231		JC	TI2	REPEAT IF STILL AT ONE LEVEL
0920	CD3D09	232		CALL	BITIN	
0923	DA1909	233		JC	112	
0926	14	234	T13:	INR	D	; INCREMENT COUNTER EACH TIME ZERO IS READ
0927	CD3D@9	235		CALL	BITIN	
092A	D22609	236		JNC	TI3	REPEAT EACH TIME ZERO IS READ
0920	CD3D09	237		CALL	BITIN	
0930	D22609	238		JNC	TI3	
0933	7 A	239		MOV	A, D	
0934	17	240		RAL		MOVE COUNTER MOST SIGNIFICANT BIT INTO CARRY
0935	79	241		MOV	A, C	
0936	1F	242		RAR		MOVE DATA BIT RECIEVED (CY) INTO BYTE REGISTER
0937	4F	243		YON	C, A	
0938	05	244		DCR	В	
0939	C21799	245		JNZ	TI1	REPEAT UNTIL FULL BYTE ASSEMBLED
093C	C9	246 247		RET		
930	1E16		BITIN:	MVI	E, CKRAT	F
	10		BI1:	DOR	E	
	C23F09	250		JNZ		LINIT INPUT SAMPLING RATE
0943		251		RIM	7,90	SAMPLE SID LINE
0944	\$56B	252		RAL		MOVE DATA INTO CY BIT
0945		253		RET		
	2000			195		
		254				

PUBLIC SYMBOLS

ISIS-II 8080/8085 ASSEMBLER, V1.0 8085 SERIAL I/O NOTE APPENDIX

MODULE

PAGE 7

EXTERNAL SYMBOLS

USER S	YM	BOLS																		
BI1	A	893F	BITIN	A	0930	BITSI	A	0009	BITSO	A	8999	BITTIM	A	2008	BLKRCD	A	0889	BR1	A	08BD
BR2	A	9808	BRI1	A	981F	BRI3	A	0827	BRI4	A	0829	BRID	A	081A	BU1	A	08F2	BU2	A	08F5
BURST	A	08F0	CI1	A	988E	CI2	A	0896	C13	Ĥ	089E	CI4	A	08A1	CI5	A	0886	CIN	A	988A
CKRATE	A	0016	C01	A	086F	C02	Ĥ	0876	COUT.	A	0869	CRT1	A	8883	CRTTST	A	0880	CYCNO	A	9919
ECH0	A	080C	HALFEI	Ĥ	20CR	HALFCY	A	001E	LDRCHK	A	00FA	LEADER	A	00FA	PB1	Ĥ	0902	PB2	A	090C
PLAYBK	A	0900	51	A	084A	SIGNON	A	0847	STRNG	A	0855	TAPEIN	A	0915	TAPEO	A	0801	TI1	A	0917
TI2	A	0919	TI3	A	9926	T01	A	0805												

ASSEMBLY COMPLETE, NO ERROR(S)

ISIS-II	ASSEM	BLER SY	MBOL CR	OSS REF	ERENCE	V1. 0
BI1	249#	250				
BITIN	215	230	232	235	237	248#
BITSI	16#	120	9200 T	77.5	जना	
BITS0	15#	95				
BITTIM	13#	60	100	129		
BLKRCD	163#			*4.2		
BR1	165#	167				
BR2	170#	173				
BRI1	45#	47				
BRI3	49#	55				
BRI4	50#					
		51	44			
BRID	28	42#	44			
801	201#	207				
BU2	203#	204	141			
BURST	165	169	184	191	193	200#
CI1	121#	123	500			
CI2	125#	126	128			
CI3	129#	142				
CI4	130#	131	133			
CI5	137	143#				
CIN	30	118#				
CKRATE	155#	248				
C01	97#	110				
C02	101#	192	104			
COUT	35	81	92#			
CRT1	26#	33	00300			
CRTTST	25#	1000				
CYCNO	153#	200				
ECH0	30#	36				
HALFEI	14#	71	124			
HALFCY	154#	202	164			
LDRCHK	157#	214				
LEADER						
	156#	163				
PB1	215#	218				
PB2	219#	222				
PLAYBK	214#	216				
51	77#	83				
SIGNON	29	76#				
STRNG	76	85#				
TAPEIN	219	227#				
TAPEO	171	179#				
TI1	228#	245				
TI2	229#	231	233			
113	234#	236	238			
T01	182#	195				

PAGE 1

CROSS REFERENCE COMPLETE

Related Intel Publications

"8085 Microcomputer Systems User's Manual"
"8080/8085 Assembly Language Programming Manual"

The material in this Application Note is for informational purposes only and is subject to change without notice. Intel Corporation has made an effort to verify that the material in this document is correct. However, Intel Corporation does not assume any responsibility for errors that may appear in this document.

The following are trademarks of Intel Corporation and may be used only to describe Intel Products:

MCS SDK-85 ICE-85



INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, CA 95051 (408) 987-8080

Printed in U.S.A./T97/0578/20K BL