1. INTRODUCTION

The 2020 is a complete 8-bit parallel central processing unit (CPU) for use in general purpose digital computer systems. It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process, thus offering much higher performance than conventional microprocessors (2µs instruction cycle). A completa micro computer system is formed when the 8020 CPU is interfaced with I/O ports (up to 256 input and 256 output ports) and any type or speed of semi-conductor memory.

Although significantly higher in performance than existing microprocessors, the 8080 has been designed to be software compatible at the source code level with Intel's 8003 micro-processor. Like the 8003, the 8080 contains six 8-bit data registers, an 8-bit accumulator, four 8-bit temporary registers, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The 8080 also provides decimal arithmetic capability, and it includes sixteen bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The ECCO has a stack architecture wherein any portion of the external memory can be used as a last in/first out stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

و 2000 also contains a 16-bit stack pointer to control the ad-ressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can easily be saved when an interrupt occurs and then be restored after the interrupt. Another major advantage is that almost unlimited subroutine nesting is sidizoq

This processor has been designed to greatly simplify system design. Separate 16-line address and 8-line bidirectional data buttes are used to allow direct interface to memories and I/O ports. Control signals, which require no decoding, are provided directly by the processor. All busses, including control, are TTL compatible.


Communication on the address lines and the data lines can be interlocked by using the HOLD input. When the HLDA (Hold Acknowledge) signal is issued by the CPU, CPU operation is suspended and the address and data lines are forced to be in the FLOATING state. This permits "OR-tying" the address and data busses with other devices such as direct memory access channels (DMA).

The 8080 has many instructions which are extremely useful and extend the range of applicability of the CPU. The instruction groups are as follows:

- Data register and memory transfers
 Conditional or unconditional branches and subroutine calls
- I/O operations
- Direct Load/Store Accumulator
- Save, Restore Data Registers, Accumulator and Flags Double Length Operation in Data Registers Increment/Decrement/Addition Direct Lost/Store (H and L)
- Load Immediate Index Register Modification
- Indirect Jump
- Stack Pointer Modification
- Logical Operations
- Binary Arithmetic
 Decimal Arithmetic
- Set and reset interrupt enable flip-flop
- Increment/Decrement Memory of data registers

8080 ADDRESSING MODES:

DIRECT REGISTER REGISTER INDIRECT IMMEDIATE



2. PROCESSOR TIMING

2-1. 2030 FUNCTIONAL PIN DEFINITION

The following describes the function of all of the 8080 I/O pins Several of the descriptions refer to internal timing periods.

A15-A0 (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. Ao is the least significant artiress bit.

D7-D0 (input/output three-state)

DATA BUS; the data bus provides bidirectional communication between the CPU, memory, and I/O devices for instructions and data transfers. D_0 is the least significant bit.

SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

DBIN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080 data bus from memory or t/O.

READY (input)

READY: the READY signal indicates to the 8080 that valid memory or input data is available on the 8080 data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080 does not receive a READY input, the 8030 will enter a WAIT state for as long as the READY line is low. (READY can also be used to single step the CPU.)

WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

WR (output)

WRITE: the WR signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the \overline{WR} signal is active low ($\overline{WR}=0$).

HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8020 address and data bus as soon as the 8020 has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

the CPU is in the HALT state.

 the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS (A₁₅-A₀) and DATA BUS (D₇-D₀) will be in their high impedance The CPU acknowledges its state with the HOLD AC-KNOWLEDGE (HLDA) pin.

HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at:

T3 for READ memory or input.

 The Clack Period following T3 for WRITE memory or OUT-PUT operation.




Figure 2. Pin Configuration

In either case, the HLDA signal appears after the rising edge of ϕ_{1} and high impedance occurs after the rising edge of ϕ_2 .

1

INTE (output)[1]

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

Ground Reference, V_{cc} +5 ± 5% Volts. +12 = 5% Volts, V_{bb} -5 ±5% Volts (substrate bias). V_{dd}

Note 1: After the EI instruction, the CPU will accept interrupts on the second instruction following the EI.

This is to allow proper processing of the RET instruction if an interrupt is pending after the service routine.




Figure 3. Basic 8080 Instruction Cycle

2-2. TIMING

Instructions in the 8080 contain one to three bytes. Each instruction requires from one to five machine or memory cycles for fetching and execution. Machine cycles are called M1, M2, . . . , M5. Each machine cycle requires from three to five states T1, T2, . . . , T5 for its completion. Each state has the duration of one clock period (0.5 micro-second). There are three other states (WAIT, HOLD, and HALT) which last one to an indefinite number of clock periods, as controlled by external signals. Machine cycle M1 is always the operation-code fetch cycle and lasts four or five clock periods. Machine cycles M2, M3, M4, and M5 normally last three clock periods each. To understand the basic operation of the 8080, refer to the

To understand the basic operation of the 8080, refer to the simplified state diagram shown in Figure 4 and the timing diagram of Figure 3.

During T1 the content of the program counter is sent to the address bus, SYNO is true, and the data bus contains the status information pertaining to the cycle that is currently being initiated. T1 is always followed by another state, T2, during which the condition of the READY, HOLD and HALT Acknowledge, Signals are tested. If READY is true, T3 can be entered; otherwise, the CPU will go into the wait state (TW) and stay there for as long as READY is false.

READY thus allows the CPU speed to by synchronized to a memory with any access time or to any input device. Furthermore, by properly controlling the READY line, the user can single-step through his program.

During T3, the data coming from memory is available on the

data bus and is transferred into the instruction register (during M1 only) as shown in the 8000 block diagram of Figure 4. The instruction depose and control sections then generate the basic signals to control the internal data transfers, the timing, and the machine operared parameters of the new instructions.

At the end of T4, if the cycle is complete, or else at the end of T5, the 8000 goes beek to T1 and enters machine cycle M2, unless the instruction required only one machine cycle for its execution. In such cases, a new M1 cycle is entered. The loop is repeated for at many cycles and states as required by the instruction.

It is only during the last state of the last machine cycle that the interrupt request he is tested and a special MI cycle is entered, during which no program-counter increment takes place and INTERRUPT ACKNOWLEDGE status is sent out. During this cycle, one of eight possible restart instructions will be sent to the CPU by the interrupting device.


Instruction state requirements range from a minimum of four states for non-memory referencing instructions, like register and accumulator arithmetic instructions, up to a maximum of 18 states for the most complex instructions (exchange the contents of registers if end L with the content of the top two locations of the stack). At the maximum clock frequency of 2 megaherts, this means that all instructions will be executed in intervals ranging from 2 μ s to 9 μ s. If a HALT instruction is executed, the processor enters a WAIT state and remains there until an interrupt is received.


2-3. STATUS INFORMATION

Instructions for the 8030 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.


STATUS INFORMATION DEFINITION Data Bus

C	Data Bus Bit	Definition
Symbols	DIL	
INTA*	Do	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart instruction onto the data bus when DBIN is active.
WO	D ₁	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function ($\overline{WO}=0$). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D ₂	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D ₃	Acknowledge signal for HALT instruction.
OUT	D ₄	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when $\overline{W}\overline{R}$ is active.
M ₁	D ₅	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP*	D ₆	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR*	D ₇	Designates that the data bus will be used for memory read data.





13



8080 MICROPROCESSOR READY . HLTA HOLD RESET HOLD F.F RESETHITA HOLD Figure 4. CPU State Transition Diagram

3. PROCESSOR INSTRUCTION SET

3-1. COMPLETE FUNCTIONAL DEFINITION

The following pages present a detailed description of the complete 8080 Instruction Set.

Symbols		Mea	ning		
<b2></b2>	Second byte of the ins	truction			
<b3></b3>	Third byte of the instru	ction			
r	One of the scratch pad	register refe	rences: A, I	B, C. D, E, F	I, L
С	One of the following fla	ag flip-flop re	ferences:		
		7		flip-flaps.	
				tion for Tru	
				 Cverflow, Result is: 	
	_			- MSB of re	
	. •				esult is even
М	Memory location indica	ated by the co			
()	Contents of location or				
۸	Logical product	- ·			
₩	Exclusive "or"				
v	Inclusive "or"				
r _m	Bit m of register r				
SP	Stack Pointer				
PC	Program Counter				
←	Is transferred to				
XXX	A "don't care"				
SSS	Source register for da	ta			
DDD	Destination register for				
	Register #				
	(SSS or DDD) Re	gister Name			
	000	В			
	001	C			
	010 011	D E			
	100	H			
	101	Ĺ			
	110	Memory			
	111	ACC (

8080 INSTRUCTION SET

Mnemonic	Bytes	Cycles	Description of Operation
MOV r . r _c	1	1	$(r_i) \leftarrow (r_i)$. Load register r_i with the content of $r_i.$ The content of r_2 remains unchanged.
MOV r. M	1	2	(r) \leftarrow (M). Load register r with the content of the memory location addressed by the contents of registers H and L.
MOV M, r	1	2	(M) \leftarrow (r) Load the memory location addressed by the contents of registers H and L with the content of register r.
MVI r <b;></b;>	2	. 2	(r) \leftarrow <b<sub>1> Load byte two of the instruction into register r.</b<sub>
MVI M <b;></b;>	2	3	(M) \leftarrow < B_z > Load byte two of the instruction into the memory location addressed by the contents of registers H and L.

Mnamonic Bytes Cycles Description of Operation INR r 1 1 (r) — (r) + 1. The content of register r is increme the condition flip-flops except carry are affected by the condition flip-flops except carry are affected of the condition flip-flops except carry are affected. ADD r 1 1 (A) — (A) + (r). Add the content of register r is the register A and place the result into register. At all register A and place the result into register. ADC r 1 1 (A) — (A) + (r) + (carry). Add the content of register r or register A and place the result into register. SUB r 1 1 (A) — (A) — (r). Subtract the content of register of register A and place the result into register A. T subtraction is used. (All flags affected.) SBB r 1 1 (A) — (A) — (r). Horrow). Subtract the content the content of the carry flip-flop from the content of the carry flip-flop from the content of the carry flip-flop from the content of register. ANA r 1 1 (A) — (A) ∧ (r). Place the logical product of the register r into register A. (Resets carry.) XRA r 1 1 (A) — (A) ∧ (r). Place the "exclusive - or" of the cand register r into register A. (Resets carry.) ORA r 1 1 (A) — (A) ∨ (r). Place the "inclusive - or" of the cand register r into register the content of register A with register r. The content of register	
the condition flip-flops except carry are affected by the condition flip-flops except carry are affected by the condition flip-flops except carry are affected. ADD r 1 (A) — (A) + (r) Add the content of register r to the register A and place the result into register A. (All ADC r 1 (A) — (A) + (r) + (carry) Add the content of register A contents of the carry flip-flop to the content of the place the result into Register A. (All flags affected.) SUB r 1 (A) — (A) — (r) Subtract the content of register r of register A and place the result into register A subtraction is used. (All flags affected.) SBB r 1 (A) — (A) — (r) — (borrow) Subtract the content of register A into register A. (All flags affected.) ANA r 1 (A) — (A) A (r) — (a) corrow) Subtract the content of place the result into register A. (All flags affected.) ANA r 1 (A) — (A) A (r) Place the logical product of the register r into register A. (Resets carry.) XRA r 1 (A) — (A) V (r) Place the "exclusive - or" of the condition of the carry into register A. (Resets carry.) ORA r 1 (A) — (A) V (r) Place the "inclusive - or" of the condition of the carry into register A. (Resets carry.) CMP r 1 (A) — (r) Compare the content of register A with register r. The content of register A remains unchall flip-flops are set by the result of the subtraction. Indicated by the zero flip-flop set to "1." Less that indicated by the carry flip-flop set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop set to "1." Less that indicated by the carry flip-flop set to "1." Less that indicated by the carry flip-flop set to "1." Less that indicated by the carry flip-flop set to "1." Less	
of the condition flip-flops except carry are affected. ADD r 1 1 (A) — (A) + (r) Add the content of register r by the register A and place the result into register A. (All ADC r 1 1 (A) — (A) + (r) + (carry) Add the content of register by the place the result into Register A. (All flags affected. SUB r 1 1 (A) — (A) — (r) Subtract the content of register r of register A and place the result into register A. T subtraction is used. (All flags affected.) SBB r 1 1 (A) — (A) — (r) Subtract the content of register A and place the result into register A. T subtraction is used. (All flags affected.) SBB r 1 1 (A) — (A) — (r) — (borrow) Subtract the content the content of the carry flip-flop from the content of register r into register A. (Resets carry.) XRA r 1 1 (A) — (A) X (r) Place the logical product of the register r into register A. (Resets carry.) ORA r 1 1 (A) — (A) Y (r) Place the "exclusive - or" of the card register r into register A. (Resets carry.) CMP r 1 1 (A) — (A) V (r) Place the "inclusive - or" of the card register r. The content of register A with register r. The content of register A remains unche flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flops are set by the result of the subtractional flip-flop are to "1." Less than in	y the result.
register A and place the result into register A. (All ADC r 1 1 (A) — (A) + (r) + (carry) Add the content of register contents of the carry ligh-flop to the content of register to of register A and place the result into register A. (All flags affected.) SUB r 1 1 (A) — (A) — (r) Subtract the content of register r of register A and place the result into register A. A. T subtraction is used. (All flags affected.) SBB r 1 1 (A) — (A) — (r) — (borrow) Subtract the content the content of the carry flip-flop from the content the content of the carry flip-flop from the content of place the result into register A. (All flags affected.) ANA r 1 1 (A) — (A) A (r) Place the logical product of the register r into register A. (Resets carry.) XRA r 1 1 (A) — (A) ∀ (r) Place the "exclusive - or" of the cand register r into register A. (Resets carry.) ORA r 1 1 (A) — (A) V (r) Place the "inclusive - or" of the cand register r into register A. (Resets carry.) CMP r 1 (A) — (A) V (r) Place the "inclusive - or" of the cand register r into register A. (Resets carry.) CMP r 1 (A) — (r) Compare the content of register A with register r. The content of register A remains unchefing-flops are set by the result of the subtractions indicated by the zero flip-flop set to "1." Less than indicated by the zero flip-flop set to "1." Less than indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) — (A) + (M) + (Carry) ADD with carry SUB M 1 2 (A) — (A) — (M) SUBTRACT	
contents of the carry flip-flop to the content of the place the result into Register A. (All flags affected.) SUB r 1 1 (A) → (A) − (r) Subtract the content of register A for register A and place the result into register A. The subtraction is used. (All flags affected.) SBB r 1 1 (A) → (A) − (r) − (borrow) Subtract the content the content of the carry flip-flop from the content the content of the carry flip-flop from the content oplace the result into register A. (All flags affected.) ANA r 1 1 (A) → (A) ∧ (r) Place the logical product of the register r into register A. (Resets carry.) XRA r 1 1 (A) → (A) ♦ (r) Place the "exclusive - or" of the cand register r into register A. (Resets carry.) ORA r 1 1 (A) → (A) ♦ (r) Place the "inclusive - or" of the cand register r into register A. (Resets carry.) CMP r 1 1 (A) → (r) Compare the content of register A with register r. The content of register A remains unche flip-flops are set by the result of the subtraction. Eindicated by the zero flip-flop set to "1." Less that indicated by the carry flip-flop set to "1." Less that indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) → (A) + (M) → ADD ADC M 1 2 (A) → (A) + (M) → COMP SUBTRACT	
of register A and place the result into register A. T subtraction is used. (All flags affected.) SBB r 1 1 (A) ← (A) − (r) − (borrow) Subtract the content the content of the carry flip-flop from the content oplace the result into register A. (All flags affected.) ANA r 1 1 (A) ← (A) ∧ (r) Place the logical product of the register r into register A. (Resets carry.) XRA r 1 1 (A) ← (A) ♦ (r) Place the "exclusive - or" of the carry flip-flop flow from the content of register A. (Resets carry.) ORA r 1 1 (A) ← (A) ♦ (r) Place the "exclusive - or" of the carry flip-flop flow from the content of register A. (Resets carry.) CMP r 1 1 (A) ← (r) Compare the content of register A with register r. The content of register A remains uncharged flip-flops are set by the result of the subtraction. Explored by the carry flip-flop set to "1." Less that indicated by the carry flip-flop, set to "1." Less that indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) ← (A) + (M) ADD ADC M 1 2 (A) ← (A) + (M) + (carry) ADD with carry SUB M 1 2 (A) ← (A) – (M) SUBTRACT	A register and
the content of the carry flip-flop from the content of place the result into register A. (All flags affected. ANA r 1 1 (A) ← (A) ∧ (r) Place the logical product of the register r into register A. (Resets carry.) XRA r 1 1 (A) ← (A) ∀ (r) Place the "exclusive - or" of the cand register r into register A. (Resets carry.) ORA r 1 1 (A) ← (A) ∀ (r) Place the "inclusive - or" of the cand register r into register A. (Resets carry.) CMP r 1 1 (A) − (r) Compare the content of register A with register r. The content of register A remains under the flip-flops are set by the result of the subtraction. Eindicated by the zero flip-flop set to "1." Less than indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) − (A) + (M) ADD ADC M 1 2 (A) − (A) + (M) SUBTRACT	
ANA r 1 1 (A) — (A) \(\Lambda \) (r) Place the logical product of the register r into register A. (Resets carry.) XRA r 1 1 (A) — (A) \(\Lambda \) (r) Place the "exclusive - or" of the c and register r into register A. (Resets carry.) ORA r 1 1 (A) — (A) \(\Lambda \) (r) Place the "exclusive - or" of the c and register r into register A. (Resets carry.) CMP r 1 1 (A) — (r) Place the "inclusive - or" of the c and register r into register A. (Resets carry.) (A) — (r) Compare the content of register A with register r. The content of register A remains unch flip-flops are set by the result of the subtraction. Endicated by the zero flip-flop set to "1." Less than indicated by the carry flip-flop, set to "1." Less than indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) — (A) + (M) ADD ADC M 1 2 (A) — (A) + (M) + (carry) ADD with carry SUB M 1 2 (A) — (A) — (M) SUBTRACT	of register A and
XRA r 1 1 (A) → (A) ♥ (r) Place the "exclusive - or" of the of and register r into register A. (Resets carry.) ORA r 1 1 (A) → (A) V (r) Place the "inclusive - or" of the of and register r into register A. (Resets carry.) CMP r 1 1 (A) → (r) Place the "inclusive - or" of the of and register r. Into register A. (Resets carry.) In (A) → (r) Compare the content of register A with register r. The content of register A remains unch the flip-flops are set by the result of the subtraction. Endicated by the zero flip-flop set to "1." Less than indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) → (A	
ORA r 1 1 (A) — (A) V (r) Place the "inclusive - or" of the or and register r into register A. (Resets carry.) CMP r 1 1 (A) — (r) Compare the content of register A with register r. The content of register A remains uncher flip-flops are set by the result of the subtraction. E indicated by the zero flip-flop set to "1." Less than indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) — (A) + (M) ADD ADC M 1 2 (A) — (A) + (M) + (carry) ADD with carry SUB M 1 2 (A) — (A) — (M) SUBTRACT	content of register A
register r. The content of register A remains unched flip-flops are set by the result of the subtraction. E indicated by the zero flip-flop set to "1." Less than indicated by the carry flip-flop, set to "1." ADD M 1 2 (A) — (A) + (M) ADD ADC M 1 2 (A) — (A) + (M) + (carry) ADD with carry SUB M 1 2 (A) — (A) — (M) SUBTRACT	ontent of register A
ADC M 1 2 (A) \leftarrow (A) $+$ (M) $+$ (carry) ADD with carry SUB M 1 2 (A) \leftarrow (A) $-$ (M) SUBTRACT	enged. The flag iquality (A = r) is
SUB M 1 2 (A) - (A) - (M) SUBTRACT	
SBB M 1 2 (A) - (A) - (M) - (borrow) SUBTRACT with bo	
	rrow
ANA M 1 2 (A) \leftarrow (A) \land (M) Logical AND	
XRA M 1 2 (A) ← (A) ♥ (M) Exclusive OR (M) addressed	by the contents of
ORA M 1 2 (A) ← (A) V (M) Inclusive OR registers H'and	
	are same as non-
ADI 2 2 (A) (A) +- <b.> memor: refer</b.>	ence instructions.
ACI 2 2 $(A) \leftarrow (A) + \langle B_1 \rangle + (carry)$ $\langle B_1 \rangle$ ADD with carry	
SUI 2 2 (A) (A) <b<sub>2> <b<sub>2> SUBTRACT</b<sub></b<sub>	
SBI 2 2 (A) — (A) — (S ₂ > — (borrow) <b<sub>2> SUBTRACT with borrow</b<sub>	
ANI 2 2 (A) \leftarrow (A) \land <8,> Logical AND	
XRI 2 2 (A) — (A) <b<sub>2> <b<sub>2> Exclusive OR</b<sub></b<sub>	
ORI 2 2 (A) (A) <b<sub>2> (B₂></b<sub>	
CPI 2 2 (A) - <b;> COMPARE</b;>	
RLC 1 1 A — A., A. — A., (carry) — A. Rotate the content of register A left one bit Rotate A. into A. and into the carry flip-flip	* .
RRC 1 1 A. ·· A A. · A. (carry) ← A. Rotate the content of register A right one b.t. Rotate A ₂ into A ₃ and into the carry flip-flips.	

Mnemonic	Bylas	Cyclas	Description of Operation
RAL	1	1	A_+ , $-A_+$, A_5 — (carry), (carry) — A_5 Rotate the content of Register A left one bit. Rotate the content of the carry flip-flop into A_5 Rotate A_5 into the carry flip-flop.
RAR	1	1	A ₊ + A ₊ -, A ₇ + (carry), (carry) + A ₂ Rotate the content of register A right one bit. Rotate the content of the carry flip-flop into A ₂ . Rotate A ₃ into the carry flip-flop.
JMP <b<sub>2> <b<sub>3></b<sub></b<sub>	3	3	$(PC) \leftarrow \langle B_1 \rangle \langle B_2 \rangle$ Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.
JC <b<sub>2></b<sub>	3	3	If (Carry) = 1 (PC) \leftarrow <b<sub>3> <b<sub>3></b<sub></b<sub>
<b<sub>3></b<sub>			Otherwise (PC) = (PC) + 3
JNC <b<sub>2></b<sub>	3	3	If (Carry) = 0 (PC) \leftarrow <b<sub>3> <b<sub>2></b<sub></b<sub>
<b<sub>3></b<sub>			Otherwise (PC) = (PC) + 3
JZ	3	3	If (Zero) = 1 (PC) \leftarrow $\langle B_3 \rangle \langle B_2 \rangle$
<b<sub>2></b<sub>			Otherwise (PC) = (PC) + 3
<b<sub>3> JNZ</b<sub>	. 3	3	If $(Zero) = 0$ (PC) $\leftarrow \langle B_1 \rangle \langle B_2 \rangle$
<b<sub>2></b<sub>	. 3	3	
<b<sub>3></b<sub>			Otherwise (PC) = (PC) + 3
JP <b,></b,>	3	3	If (Sign) = 0 (PC) \leftarrow <b<sub>3> <b<sub>2></b<sub></b<sub>
<b<sub>1></b<sub>			Otherwise (PC) = (PC) + 3
JM	3	3	If (Sign) = 1 (PC) \leftarrow <b<sub>1> <b<sub>2></b<sub></b<sub>
<b₁> <b₁></b₁></b₁>			Otherwise (PC) = (PC) + 3
JPE	3	3	If $(Parity) = 1 (PC) \leftarrow \langle B_1 \rangle \langle B_2 \rangle$
<b<sub>i></b<sub>	•	•	
<b<sub>3></b<sub>			Otherwise (PC) = $(PC) + 3$
JPO <b₂></b₂>	3	3	If $(Parity) = 0$ $(PC) \leftarrow \langle B_i \rangle \langle B_i \rangle$
<b<sub>3></b<sub>			Otherwise (PC) = (PC) + 3
HLT	. 1	. 1	On receipt of the Halt Instruction, the activity of the processor is immediately suspended in the STOPPED state. The content of all registers and memory is unchanged and the PC has been updated.
CALL <b<sub>2></b<sub>	3	5	$[SP - 1][SP - 2] \leftarrow (PC), (SP) = (SP) - 2$ $(PC) \leftarrow (SP) < B_2 > (PC)$
<b<sub>3></b<sub>			Transfer the content of PC to the pushdown stack in memory addressed by the register SP.
			The content of SP is decremented by two, Jump unconditionally to the instruction located in memory location addressed by byte two and byte three of the instruction.
CC <b<sub>2> <b<sub>3></b<sub></b<sub>	3	3/5	If (carry) = 1 [SP - 1] [SP - 2] - PC, (SP) = (SP) - 2, (PC) \leftarrow <b;> <b;>; otherwise (PC) = (PC) + 3</b;></b;>
CNC <b<sub>2> <b<sub>1></b<sub></b<sub>	3	3/5	If (carry) = 0 [SP - 1] [SP - 2] \leftarrow PC, (SP) = (SP) - 2, (PC) \leftarrow <b,> <b,> otherwise (PC) = (PC) + 3</b,></b,>
CZ <b.> <b,></b,></b.>	3	3/5	If $(zero) = 1 [SP - 1] [SP - 2] + PC$, $(SP) = (SP) - 2$, $(PC) + < P_C > < $
CNZ <b<sub>2> <b<sub>3></b<sub></b<sub>	3	3/5	If $(zero) = 0 [SP - 1] [SP - 2] + PC$, $(SP) = (SP) - 2$, $(PC) + (SP) < (SP)$
CP <b<sub>2> <b<sub>3></b<sub></b<sub>	3	3/5	If (sign) = 0 [SP - 1] [SP - 2] - PC, (SP) = (SP) - 2. (PC) \leftarrow <b,> <b,> otherwise (PC) = (PC) + 3</b,></b,>

Mnamonic CM <8.>	Bytes 3		if (sign) = 1 [SP - 1] [SP - 2] \leftarrow PC, (SP) = (SP) - 2, (PO) \leftarrow <8;> <8;>
CPE <b<sub>2> <b<sub>3></b<sub></b<sub>	3	3/5	otherwise (PC) = (PC) + 3 If (parity) = 1 [SP - 1] [SP - 2] - PC, (SP) = (SP) - 2, (PC) \cdot <
CPO <b<sub>2> <b<sub>3></b<sub></b<sub>	3	3/5	If (parity) = 0 [SP - 1] [SP - 2] - PC, (SP) = (SP) - 2, (PC) \leftarrow <6,> chterwise (PC) = (PC) + 3
RET	1	3	(PC) — [SP] [SP + 1] (SP) = (SP) + 2. Return to the instruction in the memory location addressed by the last values shifted into the pushdown stack addressed by SP. The content of SP is incremented by two.
RC	1	1/3	If (carry) = 1 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RNC	1	1/3	If (carry) = 0 (PC) ← [SP], [SP + 1], (SP) = (△P) + 2; otherwise (PC) = (PC) + 1
RZ	. 1	1/3	If $(zero) = 1 (PC) \leftarrow [SP], [SP + 1],$ (SP) = (SP) + 2; Otherwise $(SC) \leftarrow (SC) + 1$
RNZ	1	1/3	otherwise (PC) = (PC) + 1 If (zero) = 0 (PC) \(\int \)[SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RP	1	1/3	if $(sign) = 0 (PC) \leftarrow [SP], [SP + 1].$ (SP) = (SP) + 2; otherwise $PC) = (PC) + 1$
RM	1	1/3	If $(sign) = 1 (PC) \leftarrow [SP], [SP + 1], (SP) = (SP) + 2;$ otherwise $PC) = (PC) + 1$
RPE	1	1/3	If $(parity) = 1 (PC) \leftarrow [SP], [SP + 1], (SP) = (SP) + 2;$ otherwise $(PC) = (PC) + 1$
RPO	1	1/3	If $(parity) = 0 (PC) \leftarrow [SP], [SP + 1], (SP) = (SP) + 2;$ otherwise $PC) = (PC) + 1$
RST	1	3	$[SP - 1] [SP - 2] \vdash (PC),$ (SP) = (SP) - 2 $(PC) \vdash (000000000 00AAA000)$
IN <b;></b;>	. 2	3	(A) — (Input data) At T ₁ time of third cycle, byte two of the instruction, which denotes the I/O device number, is sent to the I/O device through the address lines*, and the INP status information, instead of MEMR, is sent out at sync time. New data for the accumulator is loaded from the data bus when DBIN control signal is active. The condition flip-flops are not affected.
OUT <b<sub>.></b<sub>	2	3	(Output data) — (A) At T ₁ time of the third cycle, byte two of the instruction, which denotes the I/O device number, is sent to the I/O device through the address lines*, and the OUT status information is sent out at sync time. The content of the accumulator is made available on the data bus when the WR control signet is 0.
LXI B <b;> <b;></b;></b;>	3	3	(C) — $<$ B.>; (B) — $<$ B.> Load byte two of the instruction into C. Load byte three of the instruction into B.
LXI D <b.></b.>	3	3	(E) \leftarrow <b,>, (D) \leftarrow <b,> Load byte two of the instruction into E. Load byte 3 of the instruction into D.</b,></b,>
<b<sub>1></b<sub>			
	GM ⟨B⟩⟩ CPE ⟨B⟩⟩ CPE ⟨B⟩⟩ CPO ⟨B⟩⟩ RET RC RNC RNZ RNZ RP RM RPE RPO RST IN ⟨B⟩⟩ CB⟩⟩ CUT ⟨B⟩⟩	CM 3 CB 3	CM 3 3/5 CB 3 3/5 CB, CPE 3 3/5 CB, CPO 3 3/5 CB, CPO 3 3/5 CB, CPO 1 1/3 RC 1 1/3 RNC 1 1/3 RNZ 1 1/3

```
Mnemonic
                       Bytes Cycles
                                                                  Description of Operation
LXI SP
<B,>
<B,>
                           3
                                         3 (SP) ~ <8,>, (SP)<sub>n</sub> ~ <8,>
Load byte two of the instruction into the lower order 8-bit of the
                                                  stack pointer and byte three into the higher order 8-bit of the stack
                                                  pointer.
                                                 pointer.

[SP - 1] -- (A), [SP - 2] -- (F), (SP) = (SP) - 2

Save the contents of A and F (5-flags) into the pushdown stack addressed by the SP register. The content of SP is decremented by two. The flag word will appear as follows:

D;: CY, (Carry)
D;: 1
D;: Parity (even)
D;: 0
D;: CY,
D;: 0
D;: Zero
D;: MSB (sign)
PUSH PSW
                                                  [SP - 1] \leftarrow (B) [SP - 2] \leftarrow (C), (SP) = (SP) - 2
PUSH B
                                                  [SP - 1] \leftarrow (D) [SP - 2] \leftarrow (E), (SP) = (SP) - 2
PUSH D
                           1
                                         3
PUSH H
                                                  [SP - 1] \leftarrow (H) [SP - 2] \leftarrow (L), (SP) = (SP) - 2
                                                  (F) – [$7], (A) – [$P + 1], ($P) = ($P) + 2
Restore the last values in the pushdown stack addressed by $P$ into $A$ and $F$. The content of $P$ is incremented by two.
POP PSW
                                                  (C) \leftarrow [SP], (B) \leftarrow [SP + 1], (SP) = (SP) + 2
POP B
                                          3
                                                  (E) \leftarrow [SP], (D) \leftarrow [SP + 1], (SP) = (SP) + 2
POP D
                                                 (L) - [SP], (H) - [SP + 1], (SP) = (SP) + 2 [<B,> <B,>] - (A) Store the accumulator content into the memory location addressed by byte two and byte three of the instruction.
POP H
STA

<B<sub>2</sub>>

<B<sub>3</sub>>
                            3
LDA
                            3
                                                  (A) \leftarrow [<B_3> <B_2>]
<B<sub>2</sub>><B<sub>3</sub>>
                                                  Load the accumulator with the content of the memory location addressed by byte two and byte three of the instruction.
                                                  (H) ←→ (D) (E) ←→ (L)
XCHG
                            1
                                                   Exchange the contents of registers H and L and registers D and E.
                                                  (L) — [SP], (H) — [SP + 1]
Exchange the contents of registers H, L and the last values in the pushdown stack addressed by registers SP. The SP register itself is
XTHL
                                                   not changed. (SP) = (SP)
                                                  (SP) \leftarrow (H) (L) Transfer the contents of registers H and L into register SP.
SPHL
                            1
                                                  (PC) ← (H) (L) JUMP INDIRECT
PCHL
                                                  (H) (L) = (H) (L) + (SP)  Add the content of register SP to the content of registers H and L and place the result into registers H and L. If the overflow is generated, the carry flip-flop is set, otherwise, the carry flip-flop is reset. The other condition flip-flops are not affected. This is useful
DAD SP
                                                   for addressing data in the stack.
DAD B
                                                  (H) (L) -- (H) (L) + (B) (C)
                                                  (H) (L) — (H) (L) + (H) (L) (double precision shift left H and L)
DAD H
                                                  (H) (L) - (H) (L) + (D) (E)
DAD D
                            1
                                                  [(B) (C)] — (A) Store the accumulator content in the memory location addressed by the content of registers B and C.
STAX B
                            1
                                                  [(D) (E)] -- (A)
STAX D
                            1
                                                   Store the accumulator content into the memory location addressed by
                                                   the content of register D and E.
LDAX B
                                                  (A) - [(B) (C)]
                                                   Load the accumulator with the content of the memory location
                                                   addressed by the content of registers \ensuremath{\mathsf{B}} and \ensuremath{\mathsf{C}}.
```

î j

	Mnemonic	Bytes	Cyclas	Description of Operation
	LDAX D	1	2	(A) · [(D) (E)]
		,	-	Load the accumulator with the content of memory fibration addressed by the content of register D and E.
	INX B	1	1	(8) (C) — (8) (C) ± 1 The content of register pair B and C is independently one. All of the condition flip-flops are not affected.
	INX H	1	1	(H) (L) + (H) (L) + 1
		•	•	The content of register H and L is incremented by one. All of the condition flip-flops are not affected.
	INX D	1	1	(D) (E) ·- (D) (E) + 1
	INX SP	1	1	(SP) ··· (SP) + 1
	DCX B	1	1	(B) (C) (B) (C) 1
	DCX H	1	1	(H) (L) $-$ (H) (L) $-$ 1
	DCX D	1	1	(D) (E) \leftarrow (D) (E) -1
	DCX SP	1 -	1	(SP) (SP) 1
	CMA	1	1	(A) (A)
				The content of accumulator is complemented. The condition flip-flops are not affected.
	STC	1	1	(Carry) 1 Set the carry flip-flop to 1. The other condition flip-flops are not affected.
J.	CMC	1*	1	(carry) ← (carry) The content of carry is complemented. The other condition flip-flops are not affected.
	DAA	1	1	Decimal Adjust Accumulator
				The 8-bit value in the accumulator containing the result from an arithmetic operation on decimal operands is adjusted to contain two valid BCD digits by adding a value according to the following rules:
				7
				X
				Accumu/ator
				If $(Y \ge 10)$ or (carry from bit 3) then $Y = Y = 6$ with carry to X digit. If $(X \ge 10)$ or (carry from bit 7) or $\{(Y \ge 10) \text{ and } (X = 3)\}$ then $X = X + 6$ (which sets the carry flor-flor)
				Two carry flip-flops are used for this instruction, CY inscreasants the carry from bit 3 (the fourth bit) and is accessible as a fitnifiag. CY; is the carry from bit 7 and is the usual carry bit.
		_	_	All condition flip-flops are affected by this instruction.
	SHLD <8;> <8;>	3	5	[<b,> <b,>] ← (L), [<b,> <b,> + f] ← (H) Store the contents of registers H and L into the memory, focation addressed by byte two and byte three of the instructions</b,></b,></b,></b,>
	LHLD <b;> <b;></b;></b;>	3	5	(L) \vdash [$<$ B ₃ $>$ $<$ B ₂ $>$], (H) \vdash [$<$ B ₃ $>$ $<$ B ₂ $>$ $=$ 1) Load the registers H and L with the contents of the Hendry location addressed by byte two and byte three of the instruction.
	El	1	1	Interrupt System Enable
	DI	1	1	Interrupt System Disable
				The Interrupt Enable flip-flop (INTE) can be set or reset by using the above mentioned instructions. The PNT's giral will be expected if the INTE is set. When the INT signal is accessed by the CPU the INTE will be reset immediately. During interrupt enable on the sacre instruction executions, an interrupt will not be accessed.
	INR M	1	3	[M] + 1. The content of memory designated by registers. Hand L is incremented by one. All of the condition fright dos except carry are affected by the result.
_	DCR M	1	3	$[M]\mapsto [M]=1$. The content of memory designated by registers H and L is decremented by one. All of the condition flich dos except carry are affected by the result.

3-2. DATA AND INSTRUCTION FORMATS

Data in the 8080 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length, Multiple byte instructions must be stored in succesive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions D; D6 D5 D4 D3 D2 D1 D0 OP CODE TYPICAL INSTRUCTIONS .

Register to register, memory refer-ence, arithmetic or logical, rotate return, push, pop, enable or disable Interrupt instructions

D: D6 D5 D4 D3 D2 D1 D3 OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

Jump, call or direct load and store instructions

i

For the 8020 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

3-3. INSTRUCTION SET

Summery of Processor Instructions


	Instruction Code !!!									Clack
Mnemonic	Description	D ₇	06	D _S	04	D ₃	02	Ď,	0,	Cycle
MOV (1-12	Move reposter to register	O		۵	D	Ð	s	s	s	5
MOV M.	Maye reporter to memory	ū	i	ī	ī	0	Š	Š	Š	ž
MOV r. M	Move memory to register	9	1	D	D	D	1	1	a	7
HLT	Hatt	ē	1	1	ī	0.	1	1	Č	7
MVIr	Move immediate register	9	c	0	D	D	1	1	0	7
MVIM	Make immediate memory	8	0	1.	1	0	1	1	C	13
INR r	Increment register	8	0	٥	D	Ð	1	D	0	5
DCR r	Deprement register	0	C	Đ	0	0	1	0	1	5
INR M	Increment memory	0	9	1	1	0	1	0	0	13
DCR M	Decrement memory	0	8	1	1	0	1	c	1	13
ADD r	Add register to A	1	C	0	0	0	s	s	S	4
ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	Ł
SUB r	Subtract register from A	1	8	G	1	0	s	5	S	
SBB r	Subtract register from A	ı	C	8	1	1	S	s	S	4
	with borrow									
ANA r	And register with A	- 1	0	1	0	0	s	. 5	s	
XRAr	Exclusive Or register with A	1	0	1	0	1	S	s	s	4
ORA r	Or register with A	1	0	1	1	Ð	s	s	s	4
CMPr	Compare register with A	1	ē	i	1	1	s	5	Š	
ADD M	Add memory to A	1	Č	0	G	D	1	,	č	7
ADC M	Add memory to A with carry	1	ē	ē	ō	ī	i	•	ā	- 1
SUB M	Subtract marriery from A	i	ō	ñ	ī	Ö	i	-	č	i
SBB M	Subtract mamory from A	i	č	ā	i	ĭ	i	÷	0	7
	with borney		•	٠			•		٠	
ANA M	And mamony with A	1	0	,	- 0	0	1	:	0	7
XRA M	Exclusive Or memory with A	i	č	i	ō	ĭ	i	-		7
ORA M	Gr memory with A	;	ě	1	ĭ	ó	i	÷	3	7
CMP M	Compare memory with A	i	Ğ	i	í	1	i	÷	ě	7
ADI	Add . = mediate to A	i	1	ė	ò	ò	i	1	8	7
ACI	Add immediate to A with	i	í	ő	ō	ĭ	i	÷	ñ	7
A01	Carry	•	,	٠	v	•	٠			
SUI	Subtract immediate from A	,	1	c	1	0	1	1	0	7
\$81	Subtract immediate from A	í	i	ē	i	ĭ	i	i	ō	,
	with borrow	•		٠	•		•	•	•	•
ANI	And immediate with A	1	t	1	0	0	1	,	a	7
XRI	Exclusive Or immediate with	í	i	i	ō	ĭ	i	1	2	;
	A	•	•	•	٠	•	•			•
ORI	Or immediate with A		1	1	1	0	1	1	ū	7
CPI	Compare immediate with A	i	i	i	i	ĭ	i	÷	ē	í
BLC	Ratate A laft	ė	ė	é	'n	ċ	i	i	ī	
RRC	Rotars A right	ů	č	ř	ō	ĭ	i	÷	i	ž
RAI	Rozare A att through carry	ē	ć	č	ĭ	ė	i	÷	i	7
RAR	Rotate A right through	ñ	č	ě	i	1	í	÷	i	- 7
	carr.	٠	٠	٠	•	•		•	,	-
JMP	Jump unconditional	1	•	c	0	0	0	1	1	10
JC JC	Jump on carry	i	i	ė	1	1	ė	i	ç	10
INC	Jump on no carry	- ;	i	č	i	ċ	Č	;	0	10
JZ	Juma on zero	i	•	0	ò	1	0	•	6	10
JNZ	Jump on sero Jump on no tero	1	1	D	D	0	0	1	8	10
JP JP	Jump on positive	1	;	1	1	Ð	0	1	ū	13
JM.		1	1	1	1	1	0	1	0	
JAE	Jump on minus	1	1			1		1		10
JPE JPO	Jump on parity aven			1	0		0		0	13
JPU	Jump on parity odd	1	1	1	0	0	9	1	٥	15


Maemoaic	Description	٥,	C ₅	D _S	0,	on Co Dg	3,	D,	G ₃	Done
EALL	Carl uncondingnal		1	3	S	1	;	ο	1	17
CC	Call on carry		i	ā	ï	i	i	0	ō	11 1
CNC	Call on no carry	1	i	ō	i	Ċ	i	0	6	33 1
CZ	Call on zero	1	1	9	G	ī	i	ō	5	11-11
ENZ	Call on no zero	1	1	0	0	C	1	ō	Ċ	33/17
CP	Call on positive	1	1	1	1	0	3	o	0	31.17
CM	Call on minus	3	;	1	1	t	1	0	Ü	11/17
CPE	Call on parity even	1	1	1	0	1	1	0	0	11/17
CPO	Call on parity odd	1	3	1	8	0	1	0	0	11/12
RET	Return	ı	1	3	C	1	C	0	1	13
RC	Return on carry	1	1	8	1	1	C	0	С	5.11
RNC	Return on no carry	1	1	Đ	1	0	0	0	C	5-11
RZ	Return on zero	1	1	0	0	1	0	0	8	5/11
RNZ	Return on no zero	1	1	Ð	0	0	0	0	C	5.11
RP RM	Return on positive	1	1	1	1	C	0	0	8	5.11
	Return on minus	1	1	1	1	1	0	C	0	5.11
RPS RPO	Return on parity even	1	1	1	0	1	0	0	0	5/11
	Return on parkty odd	. 1	1	1	0	0	0	0	C	5.11
RST	Restart	1	,	A	A	A	1	ı	1	11
GUT	Input	1	1	£	1	1	0	1	1	10
LXI B	Output	1	1	0	C	0	0	1.	1	10
LAIB	Load immediate register Pair B & C	U	U	Ü	U	0	0	0	1	19
LXID										
LAID	Load immediate register Pair D & E	0	0	8	1	0	0	0	1	10
LXIH			o							
FALA	Load immediate register Pair H & L	0	u	•	0	C	0	6	1	10
LXI SP	Load immediate stack pointer	a	0	1	1	c	n	0	1	10
PUSH B	Push register Pair B & C an	ï	ī	ò	à	0	1	C	i	11
. 03 5	gack	•	•	u	u	v	•	v		41
PUSH D	Puth register Pair D & E on	1	1	6	1	0	1	8	1	- 11
, 00	stack	•	•	u		·	•	u		"
PUSH H	Push register Pair H & L on	1	1	1	0	0	1	0	1	11
	stack	•	•	•	٠	٠	•	٠	•	"
PUSH PSW	Push A and Flags	1	1	1	1	0	1	0	,	73
	on stack	•	•	•			•	٠		
POP 8	Pop register pair B & C off	1	1	D	0	0	۵	0	1	19
	tack	•	•	٠	۰		u	٠	•	
POP D	Pop register par D & E off	1	1	C	1	0	0	0	1	10
	stack			•	•	•	•	•		
POP H	Pop register pair H & L off	1	1	1	٥	0	0	0	1	13
	stack		-							
POP PSW	Pop A and Flags	1	1	1	1	0	0	0	1	12
	off stack									
STA	Store A direct	0	0	ī	1	0	0	1	5	13
LDA	Load A direct	C	0	1	1	1	0	1	D	13
XCHG .	Exchange D & E, H & L	1	1	1	0	1	0	1	1	4
	Registers									
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	12
SPHL	H & L to stack pointer	1	1	1	1	1	C	0	1	5
PCHL	H & E to program counter	1	1	1	C	1	0	0	7	5
DADB	Add B & C to H & L	Ç	9	\$	0	1	0	C	•	10
DAD D	Add D & E to H & L	9	0	0	1	1	0	0	1	10
DAD H	Add H & L to H & L	Ç	0	1	0	1	0	0	:	15
DAD SP	Add stack pointer to H & L	c	С	1	1	1.	0	0	1	10
STAX B	Stare A indirect	9	0	2	C	0	0	1	:	7
STAX D	Store A indirect	3	0	2	1	C	C	1	-	7
LDAX B	Load A indirect	3	6	0	0	1	0	1	5051	7
LDAXD	Load A indirect	C	0	c	1	1	0	1	5	7
INX B	Increment B & C registers	6	0	6	0	0	0	1		5
INXU	Increment D & E registers	ŭ ū	0	1	1	0	0	1	:	5
INX SP	Increment H & L registers				1			1	,	
DCX B	Increment stack pointer Decrement 3 & C	0	0	:	0	0	0	1	:	5
DEXE	Decrement 0 & E	C	D	ė	1					
DCX B	Decrement h & L	č	0	1	0	1	0	1	1	5
BCX SP	Decrement stack pointer	C	0	;	1	í	0	i	÷	5
CMA	Compliment A	8	0	i	ċ	;	1	i	í	•
STC	Set carry	Č	0	;	1	Ċ	i	;		- 2
CMC	Compliment carry	g	5	;	,	ĭ	i	i		- 1
DAA	Becompilation A	ě	ě	i	ė	ė	i	i		7
SHLD	Store H & L direct	č	č	÷	č	ċ	ċ	i	:	15
LHLD	Load H & Licinet	ě	č	i	č	ĭ	č	i	÷	15
ΕI	Enable Intercepts	ī	ī	1	ī	i	ō	i	:	4
CI	Disable interrupt	1	:	†	1	C	Ċ	1		
NOP	No operation	c	ŝ	ė	Ċ	Ċ	c	e	:	غر

NOTES: 1. DDD or SSS = 000 B = 001 C = 010 D = 011 E = 100 B = 101 L = 101 Memory = 111 A.

2. Two possible cycle times (5/11) indicate instruction cycles dependent an condition flags.


4. HOW TO USE THE PUSHDOWN STACK





1 3

NOTE: The user can initialize the stack point SP register with a LXI SP instruction to use any section of read-write memory as a stack. The SP is decremented when data is pushed onto the stack, and incremented when data is popped (that is the stack "grows downward").



5. PROGRAMMING EXAMPLES

(Decimal operation)

a. Decimal Addition:

Memory address of Augend; D and E is (ALPHA)

Memory address of Addend; H and L is (BETA)

Mnemonic	Operand	Explanation	Bytes	Comment		
LXI LXI MVI	D. ALPHA H. BETA C. 8	Load D and E Immediate Load H and L Immediate Load C with "8"	3	Set address to DE Set address to HL		
XRA LOOP: LDAX ADC DAA	D M	Exclusive or A with A Load A with (DE) Add M to A (HL) Decimal Adjust	1 1 1	Clear Carry Load Augend to App App Append to Augend		
STAX INX INX DCR JNZ	D H C LOOP	Store A to (DE) Increment HL Increment DE Decrement C If not zero go to loop	1 1 1 3	Replace Result Renew address HL Renew address DE Check end of calculator		

Calculation time (16 digits) ~ 230 µsec ◆

b. Decimal Subtraction

Memory address of Minuend; D and E (ALPHA)

Memory address of Subtrahend; H and L (BETA)

Mnemonic	Operand	Explanation	Bytes	Comment		
LXI	D. ALPHA	Load D and E Immediate	. 3	Set address to DE Set address to HL		
LXI	H. BETA	Load H and L Immediate	3	Set accress to mu		
MVI	C. 8	Load C with "8"	2			
STC		Set Carry	1			
LOOP: MVI	A. 99H	Load A with 99 HEX	2	99 1 = SA		
ACI	0	Add with carry	2			
SUB	M .	Subtract M from A	1			
XCHG		Exchange DE and HL	1	A cruality		
CCA	M	Add M to A	- 1			
DAA		Decimal Adjust	1	3 - 2 = 10 - 2 + 3 = 11		
MOV	M, A	Load A to M	1			
XCHG		Exchange DE and HL	1	No corrow populs here		
INX	D	Increment DE	1			
INX	н	Increment HL	1			
DCR	С	Decrement C	1			
JNZ	LOOP		3			

Calculation time (16 digits) ~ 330 µsec

c. Binary Multiplication Loop
A contains Multiplier, D and E is Multiplicand, H and L are Partial Product


Mnemonic	Operand	Explanation	Eytes
LXI	H. 0	Initialize Partial Product to 0	3
MVI	B. 8	8 → B to control loop	2
LOOP: DAD	H	Shift partial product left and into car-	1
BAL		Rotate multiplier bit to carry	7
JNC	DEC	Test multiplier at carry	3
DAD	D	Add multiplicand to partial product of sarry = 7	;
DEC: DOR	B '	Decrement B loop counter	1
JNZ	LOOP	Test to see if B = 0 to iterate 8 times	3


Calculation time for 8 x 16 multiply ~ 230 µsec

d. Accumulator Loading


Mnemonic	Operand	Explanation	Bytes	
MOV	A.B	Load A with Register B	1	
MVI	A. 23	Load A with Data Immediate "23"	2	
LDA	4093	Load A with contents of memory LC/C 4098	3	
MOV	A. M	Load Alusing Hiand Lias address	. 1	
LDAX	В	Load Alusing Bland Clas address	1	
LDAX	Ď	Load Alusing Dland Elas address	1	
LHLD	4093	Load A indirect using LOC 4093		
MOV	A.M			
POP	A	Load A with data from stack	1	
IN .	10	Load A with data from Device = 13	. 2	

6. TIMING DIAGRAMS







c. Memory Reference Instruction (CALL)









e. OUTPUT INSTRUCTION




f. HOLD OPERATION (READ MODE)




HOLD Operation (Write mode)




HOLD Operation (DAD)










j. RESET



1: 1

NOTE (N) Refer to Status Word Chart on Page 4.

7. MINIMUM 8080 SYSTEMS




Figure 5. Minimum 8080 System.




Figure 6. Minimum 8080 System (MEMORY MAPPED I/O).




Figure 7. 8080 Standard Interface.




Figure 8. 8000 Standard System Architecture.

8. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to V ₈₈	0.3V to +20V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.5W

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

8-1. D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$, to $70^{\circ}C$, $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, Unless Otherwise Noted.

	Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
	VILC	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.6	٧	
-	VIHC	Clock Input High Voltage	V _{DD} -1		V _{DD} +1	V	
	VIL	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	l ·
ブ	ViH	Input High Voltage	3.3		V _{CC} +1	V	
	VoL	Output Low Voltage			0.45	٧	$I_{OL} = 1.7$ mA on the Data Bus $I_{OL} = .75$ mA on all other outputs $I_{OH} = 100\mu$ A.
	V _{CH}	Output High Voltage	3.7			V	
lo	IDD (AV)	Avg. Power Supply Current (V _{DD})		40	67	mA	Operation $T_{A} = 25^{\circ}C$ $T_{CY} = .48 \mu\text{sec}$ $V_{SS} \le V_{IN} \le V_{CC}$
	CC (AV)	Avg. Power Supply Current (V _{CC})		60	75	mA	
	BB (AV)	Avg. Power Supply Current (VBB)	1	.01	1	mΑ	
_	I _{IL}	Input Leakage			±10	μΑ	
-	ICL	Clock Leakage			±10	μΑ	VSS < VCLOCK < VDD
	IDL [3]	Data Bus Leakage in Input Mode			-100	μΑ	V _{SS} < V _{IN} < V _{CC}
-	I _{FL}	Address and Data Bus Leakage During HOLD			+10 -100	μΑ	Vader/data = Vcc Vader/data = Vss


8-2. CAPACITANCE

 T_A = 25°C V_{CC} = V_{DD} = V_{SS} = 0V, V_{SS} = -5V ±5%

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
Co	Clock Capacitance	10	20	pf	f _c = 1 MHz
C _{IN}	Input Capacitance	5	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}

NOTES:

- 1. The RSSET signal must be active for a minimum of 3 clock cycles. 2. When OBIN is high and $V_{IN} > V_{IH}$ an active pull-up of nominally $2k\Omega$ will be switched onto the Osta Bus. ΔI supply $I \Delta T_A \approx -0.45\% ^{\circ} C$.



8-3. A.C. CHARACTERISTICS


 T_{A} = 0°C to 70°C, V_{DD} = +12V ± 5%, V_{CC} = +5V = 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V. Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{CY} [3]	Clock Period	0.48	2.0	μsec	
t _r , t _f	Clock Rise and Fall Time	5	50	nsec	
t _{o1}	φ ₁ Pulse Width	60		nsec	·
t ₀₂	¢₂ Pulse Width	220		nsec	
t _{D1}	Delay ϕ_1 to ϕ_2	0		n sec	
t _{D2}	Delay ϕ_2 to ϕ_1	70		nsec	
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	130		nsec	•
t _{DA} [2]	Address Output Delay From ϕ_2		200	nsec	Rt = 4.5kΩ, Ct = 100pf
t _{DD} [2]	Data Output Delay From ϕ_2		220	n sec	R _L = 2.1kΩ, C _L = 100pf
t _{DC} [2]	Signal Output Delay From ϕ_1 , or ϕ_2 (SYNC, WR WAIT HLDA)		120	nsec	RL = 4.5kΩ, CL = 50pf
t _{DF} [2]	DBIN Delay From Ø2 ♠	25	140	n sec	R _L = 2.1kΩ, C _L = 50pf
t _D [1]	Delay for Input Bus to Enter Input Mode During DBIN		tor	nsec	
t _{DS1}	Data "Setup Time" During ϕ_1 and DBIN	50		nsec	

TIMING WAVEFORMS [12]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 9.5V, "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)

1



A.C. CHARACTERISTICS (Continued)

 $T_{A} = 0^{\circ}\text{C}$ to 70°C , $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = -5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless 3 therwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data "Setup Time" to \$2 During DBIN	150	,	FSEC	
t _{DH} [1]	Data "Hold Time" From \$2 During DBIN	tor	1	⊤ sec	
t _{IE} [2]	INTE Output Delay From \$2		200	7 Sec	PL = 4.5kΩ, CL = 50pf
tas	Ready "Setup Time" During \$2	120		# 58C	1
tHS	Hold "Setup Time" to ♦2	140		#sec	
tis	INT "Setup Time" During \$\phi_2\$ (During \$\phi_1\$ in Halt Mode)	180		# sec	
t _H	"Hold Time" From ϕ_2 (Ready, INT, Hold)	0		π sec	
tFD	Delay to Float During Hold (Accress and DATA BUS)		120	7.580	
twa[2]	Address Stable From WR	t _{D3}		2 25C	Rt = 4.5kΩ, Ct = 100pf
t _{AW} [2]	Address Stable Prior to WR	[5]		n sec	RL = 4.5kΩ, CL = 100pf
twp[2]	Output Data Stable From WR	t _{D3}	1	n sec	R _L = 2.1kΩ, C _L = 100pf
t _{DW} [2]	Output Data Stable Prior to WR	[6]		: sec	RL = 2.1kΩ, CL = 100pf

3. 1CY = 1D3 = 102 = 102 = 1102 = 1ro1 = 1102 > 480 ms


D, 0₀

DBIN

READY

HLDA

TYPICAL A OUTPUT DELAY VS. A CAPACITANCE



- 4. The following are relevant when interfacing the 8000 to devices having V_{1H} = 3.3V at Maximum output the time from 8V to 3.0 × 140 to 9.0 (± 5950.) Output data when measured to 3.0 V 1500 to 9.0 (± 5950.) Output data when measured to 3.0 V 1500 to 9.0 (± 5950.) If C₁ = 5950 and 6.5 × 160 to 9.0 (± 5950.) If C₂ = 5950 and 6.5 × 160 to 9.0 (± 500 to 9.0 (± 5

9. MCS-80TM COMPONENT SUPPORT FAMILY

RAMs

8101 Static 256 x 4
8111 Static 256 x 4 (Common I/O)
8102 Static 1K x 1
8102A Static 1K x 1 (High Speed)
8107A Dynamic 4K x 1

ROMs

8302 256 x 8 8308 1K x 8 (High Speed) — Mask 8316 2K x 8 8702A 256 x 8 (Erasable) 8704 512 x 8 (Erasable) 8604 512 x 8 (High Speed)

PERIPHERALS

 8205
 1 of 8 Decoder

 8210
 Driver 8107A

 8214
 Priority Interrupt Control Unit

 8216
 Bi-Directional Bus Driver

 8224
 Clock Generator – 8080

 8228
 System Controller – 8030

INPUT/OUTPUT

8212 8-Bit I/O Port 8255 Programmable Peripheral Interface 8251 Universal Communication Interface