

APPLICATION NOTE

AP-274

May 1986

Ethernet/Cheapernet LAN Design

Kiyoshi Nishide APPLICATIONS ENGINEER Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

Above, BITBUS, COMMputer, CREDIT, Data Pipeline, GENIUS, i, $\hat{\mathbf{1}}$, ICE, iCEL, iCS, iDBP, iDIS, I²ICE, iLBX, i_m, iMDDX, iMMX, Insite, Intel, intel, intelBOS, Intelevision, inteligent Identifier, inteligent Programming, Intellec, Intellink, iOSP, iPDS, iPSC, iRMX, iSBC, iSBX, iSDM, iSXM, KEPROM, Library Manager, MAP-NET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, ONCE, OpenNET, PC-BUBBLE, Plug-A-Bubble, PROMPT, Promware, QUEST, QueX, Quick-Pulse Programming Ripplemode, RMX/80, RUPI, Seamless, SLD, UPI, and VLSiCEL, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix 4-SITE.

Ethernet is a trademark of Xerox.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

*MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Literature Inquiries SC6-58 P.O. Box 58065 Santa Clara, CA 95052-8065

ETHERNET/CHEAPERNET LAN DESIGN

CONTENTS PAG	Ε
PREFACE	1
1.0 INTRODUCTION	1
2.0 ETHERNET/CHEAPERNET OVERVIEW	
2.1 CSMA/CD	1
2.2 Ethernet/Cheapernet	
3.0 LANHIB HARDWARE DESCRIPTION	6
3.1 82586 (Min Mode) Interface to the 80186	6
3.2 82586 Address Latch Interface	6
3.3 80186 Address Latch Interface	7
3.4 82586 Memory Interface	7
3.5 80186 Memory Interface 1	0
3.6 Memory Map 1	0
3.7 80186 I/O Interface 1	0
3.7.1 82586 Channel Attention Generation	10
3.7.2 82586 Hardware Reset Port 1	0
3.7.3 82530 Interface 1	0
3.7.4 82501 Loopback Configuration Port	10
3.7.5 On-Board Individual Address Port 1	
3.8 82586 Ready Signal Generation 1	0
3.9 82501 Circuits 1	1
3.10 82502 Circuits 1	1
3.10.1 Isolation and Power Requirements	1
3.10.2 Other Passive and Active Devices for the 82502	1
3.10.3 Layout Consideration for the 82502	12

CONTENTS	PAGE
4.0 DEMONSTRATION SOFTWARE.	13
4.1 Programming PROMs to Run the TSMS Program	13
4.2 Capabilities and Limits of the TSMS Program	
4.3 Example Executions of the TSMS Program	15
4.3.1 Example 1: External Loopback Execution	15
4.3.2 Example 2: Frame Reception in Promiscuous Mode	15
4.3.3 Example 3: 35.7% Network Traffi Load Generation	
5.0 IN CASE OF DIFFICULTY	24
5.1 Troubleshooting 80186/82586 System	24
5.2 Troubleshooting 82501/82502 Circuits	24
APPENDIX A	
LANHIB Schematics and Parts List	A-1
APPENDIX B	
Software Listings—TSMS Program and LANHIB Initialization Routine	j B-1
APPENDIX C	
The 82530 SCC - 80186 Interface Ap	C-1



PREFACE

Intel's three VLSI chip set, the 82586, 82501, and 82502, is a complete solution for IEEE 802.3 10M bps LAN standards-10BASE5 (Ethernet) and 10BASE2 (Cheapernet). The 82586 is an intelligent peripheral which completely manages the processes of transmitting and receiving frames over a network under the CSMS/CD protocol. The 82586 with its on-chip four DMA channels offloads the host CPU of the tasks related to managing communication activities. The chip, for example, does not depend on the host CPU for time critical functions, such as transmissions/retransmissions and receptions of frames. The 82501 is a 10 MHz serial interface chip specially designed for the 82586. The primary function of the 82501 is to perform Manchester encoding/decoding, provide 10 MHz transmit and receive clocks to the 82586, and drive the transceiver (AUI) cable in Ethernet applications. In addition, the 82501 provides a loopback function and on-chip watchdog timer. The 82502 is a CMOS transceiver chip. The 82502 is the chip which actually drives the coaxial cable used for Ethernet or Cheapernet.

This Ap Note presents a design example of a simple but general Ethernet/Cheapernet board based on the three chip set. The board is called LANHIB (LAN High Integration Board) and uses an 80186 microprocessor as the host CPU. The LANHIB is an independent single board computer and requires only a power supply and ASCII terminal. Demo software, called TSMS (Traffic Simulator and Monitor Station) is also included in this Ap Note. The TSMS program is a network debugger and exercise tool used to exercise the 82586. In addition, flowcharts for troubleshooting are provided in order to minimize debugging time of the LANHIB board.

1.0 INTRODUCTION

A brief overview of the CSMA/CD protocol is described in Section 2. Ethernet and Cheapernet are also compared in this section.

Section 3 discusses hardware of the LANHIB in detail. This section should be helpful not only to understand the LANHIB, but also to learn in general how a system based on the three chip set can be put together. Since the 82502 involves analog circuitry, an explanation on proper layout is provided.

Demo software is presented in Section 4.0. It covers EPROM programming procedures and three sample sessions. Step by step operations at a terminal are illustrated in the figures.

Section 5 describes LANHIB troubleshooting procedures. Flowcharts are used to guide troubleshooting.

Complete LANHIB schematics and parts list are found in Appendix A. If a LANHIB is to be built, the schematics and Section 5 can be submitted to an available wire wrap facility. In parallel to board construction, Sections 3 and 4 can be studied. A factory wire wrap board for the LANHIB is offered at a discount price by Augat Corporation. Please return the enclosed card for more information.

Listing of the TSMS program and LANHIB Initialization Routine are in Appendix B. The source codes and related files are available on a diskette by returning the card enclosed in this design kit or through Insite (Intel's Software Index and Technology Exchange Library).

2.0 ETHERNET/CHEAPERNET OVERVIEW

2.1 CSMA/CD

Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a simple and efficient means of determining how a station transmits information over common medium that is shared with other stations. CSMA/CD is the access method defined by the IEEE 802.3 standard.

Carrier Sense (CS) means that any station wishing to transmit "listens" first. When the channel is busy (i.e., some other station is transmitting) the station waits (defers) until the channel is clear before transmitting ("listen before talk").

Multiple Access (MA) means that any stations wishing to transmit can do so. No central controller is needed to decide who is able to transmit and in what order.

Collision Detection (CD) means that when the channel is idle (no other station is transmitting) a station can start transmitting. It is, however, possible for two or more stations to start transmitting simultaneously causing a "collision". In the event of a collision, the transmitting stations will continue transmitting for a fixed time to ensure that all transmitting stations detect the collision. This is known as jamming. After the jam, the stations stop transmitting and wait a random period of time before retrying. The range of random wait times increases with the number of successive collisions such that collisions can be resolved even if a large number of stations are colliding.

There are three significant advantages to the CSMA/CD protocol. The first and foremost is that CSMA/CD is a proven technology. One CSMA/CD network, Ethernet, has been used by Xerox since 1975. Ethernet is so well understood and accepted that IEEE adopted



it (with minor changes) as the IEEE 802.3 10Base5 (10 Mbps, Baseband, 500 meters per segment) standard. Reliability is the second advantage to the 802.3 protocol. This media access method enables the network to operate without central control or switching. Thus, if a single station malfunctions, the rest of the network can continue operation. Finally, since CSMA/CD networks are passive and distributed in nature, they allow for easy expansion. New nodes can be added at any time without reinitializing the entire network.

2.2 Ethernet and Cheapernet

The IEEE 802.3 Type 10BASE5 standard (Ethernet) has gained wide acceptance by both large and small corporations as a high speed (10 Mbps) Local Area Network. The Ethernet channel is a low noise, shielded 50Ω coaxial cable over which information is transmitted at 10 million bits per second. Each segment of cable can be up to 500 meters in length and can be connected to longer network lengths using repeaters. Repeaters regenerate the signal from one cable segment onto another. At each end of a cable segment a terminator is attached. This passive device provides the proper electrical termination to eliminate reflections. The transceiver transmits and receives signals on the coaxial cable. In addition, it isolates the node from the channel so that a failure within the node will not affect the rest of the network. The transceiver is also responsible for detecting collisions-simultaneous transmissions by two or more stations. Ethernet transceivers are connected to the network coaxial cable using a simple tap, and to the station it serves via the transceiver cable which can be




Figure 1. Different Implementations of IEEE 802.3 (Note: "10BASE5", for example, implies 10 Mbps, Baseband, and 500 meters span.)

up to 50 meters in length. The transceiver cable is made of four individually shielded twisted pairs of wires. An Ethernet interface at a computer (DTE), which includes a serial interface and data link controller, provides the connection to the user or server station. It also performs frame manipulation, addressing, detecting transmission errors, network link management, and encoding and decoding of the data to and from the transceiver.

The IEEE 802.3 Type 10BASE2 (Cheapernet) has the same functional and electrical specifications as Type 10BASE5 (Ethernet) with only two exceptions in physical (or rather mechanical) characteristics. Cheapernet is as shown in Figure 1 just a different implementation of the IEEE standard. Ethernet and Cheapernet are both 10 million bits/second CSMA/CD LANs and use the identical network parameters, such as slot time = 51.2 µs. Ethernet and Cheapernet can, therefore, be built by the same VLSI components with the same software (Figure 2).

The two physical differences attribute to the cost reduction purpose of Cheapernet—cheaper implementation of Ethernet. First, the cable used in Cheapernet may be a lower cost 50Ω coaxial cable than the one for Ethernet. The most common coaxial cable for Cheapernet is RG58 which cost about \$0.15/ft. A typical Ethernet cable costs about \$0.83/ft.

Second, the transceiver is integrated into the DTE in Cheapernet. The coaxial cable physically comes to the DTE, connects to the transceiver within the DTE, and goes to the next DTE (see Figure 3). The kind of connector used at the DTE is an off-shelf BNC "T" connector. Topology is, therefore, a simple daisy chaining. This cabling scheme contributes to further cost reduction due to omission of the Transceiver (AUI) Cable, cheaper connectors, and easier installation. The Ethernet transceiver cable costs about \$1.49/ft. More flexible thin coaxial cables and familiar BNC "T" connectors are making Cheapernet a user installable Ethernet compatible network.






Figure 2. 82586/82501/82502 in Ethernet and Cheapernet




Figure 3. Ethernet Cabling vs Cheapernet Cabling

Table 1. Differences	between Etherne	t and Cheapernet
----------------------	-----------------	------------------

	Ethernet (10BASE5)	Cheapernet (10BASE2)
Data Rate	10 M bits/sec.	10 M bits/sec.
Baseband or Broadband	Baseband (Manchester)	Baseband (Manchester)
Cable Length per Segment	500m	185m
Nodes per Segment	100	30
Node Spacing	2.5m	0.5m
Cable Type	0.4 in diameter 50Ω Double Shielded	0.2 in diameter 50Ω Single or Double Shielded
	example: Ethernet Coax.	example: RG 58 A/U or RG 58 C/U
Transceiver Cable	Yes, up to 50m	No, not needed
Capacitance per node	4 pF	. 8 pF
Typical Connector	Clamp-on Tap Connector or Type N Plug Connector	BNC Female Connector

Because of the lower quality cables and connectors used in Cheapernet, there are some drawbacks. The maximum distance for one Cheapernet cable segment is only 185m (600 feet), whereas 500m (1640 feet) for Ethernet. The maximum number of nodes allowed for one Cheapernet cable segment is 30. Ethernet on the other hand allows the maximum of 100 nodes per segment. A BNC "T" connector used in Cheapernet introduces more electrical discontinuity on the transmission line than the clamp-on tap connector widely used for Ethernet. The maximum capacitance load allowed at a

Cheapernet connection is 8 pF, while it is 4 pF for Ethernet. The differences are summerized in Table 1.0.

Since Ethernet and Cheapernet share the same functional and electrical characteristics, both may be mixed in a network as shown in Figure 4. In this hybrid Ethernet/Cheapernet network, it is important to keep the network propagation delay within 46.4 μ s. The network may be expanded as required within this round trip propagation delay limit. Ethernet, for example, may serve as a backbone for Cheapernet in a hybrid Ethernet/Cheapernet network.




Figure 4. Ethernet/Cheapernet Hybrid Network




Figure 5. LANHIB Block Diagram



3.0 ETHERNET/CHEAPERNET NODE DESIGN

Details on LAN High Integration Board (LANHIB) design are presented in this section. The LANHIB is an 82586/80186 shared bus board and can be configured to Ethernet or Cheapernet. The 82586 is used in minimum mode to reduce chip count.

The reader is advised to refer to the 80186, 82586, 82501, and 82502 data sheets. Basic understanding of the 80186 microprocessor is assumed. Figure 5 shows the block diagram of the LANHIB. Schematics are in Appendix A.

3.1 82586 (Min Mode) Interface to the 80186

The 82586 can be placed in minimum mode by strapping the MN/MX pin to V_{CC}. In the minimum mode, the chip directly provides all bus control signals—ALE, RD, WR, DT/R, and DEN, saving the 8288 Bus Controller. The 80186, which is the only other bus master on the shared bus, also generates these bus control signals directly. The HOLDs and HLDAs of these two chips are connected together so that only one of the two bus masters can exclusively drive the bus at a time under the HOLD/HLDA protocol. Except for the ALE, all bus signals including address and data lines float when the chip does not have control of the bus. In this design example, RDs, WRs, DT/R and DEN from the two chips are connected together respectively. ALEs

from the two chips are connected to an OR-gate to generate a system ALE. Multiplexed address data lines AD0-AD15 and address lines A15-A19 of the two chips are also connected line by line correspondingly.

3.2 82586 Address Latch Interface

Figure 6 shows the timing of the address signals with respect to the ALE signal. The ALE of the 82586 is OR-ed with the ALE of the 80186 and the result is connected to the latch enable inputs of Octal Transceiver Latches. The latches transfer the input data to the output as long as the latch enable is high, and captures the input data into the latch when the latch enable goes low. In this timing diagram, the setup and hold times of the input data (82586 address) required by the address latch can be verified. Estimating 7 ns of propagation delay in the 74S32, the setup time is T38 + 7, which is 32 ns at 8 MHz. The hold time for A19 is shorter than the other address lines because it is valid only during T1. The hold time for the A19 is T4 - T36 - 7, which is 3 ns. The hold time for the other address lines is T39 - 7, which is 38 ns. In this design, a 74F373 was chosen to latch address lines A16-A19 and two 74LS373s were used to latch address lines AD0-AD15. Required setup and hold times of the 74F and 74LS 373s are summerized in Table 2.

Note that address lines A16-A18 and \overline{BHE} of the 82586 are not really needed to be latched. These lines stay valid for an entire memory cycle.




Figure 6. 82586 Address Timing



		74F373			74LS373		Unit
	Min	Nom	Max	Min	Nom	Max	
Data Setup Time	2↓			5↓			ns
Data Hold Time	3↓			20↓			ns

Table 2. 74F and 74LS Data Setup and Hold Time Specifications at 25°C

3.3 80186 Address Latch Interface

The address latch used by the 82586 is shared by the 80186. Figure 7 shows the 80186 address line timing with respect to the ALE. Again estimating 7 ns delay in the 74S32, the setup time for the latch is TAVAL + 7 and the hold time is TLLAX - 7. These are 37 ns and 23 ns respectively at 8 MHz. Comparing to the required values shown in Table 2, it is quite obvious that the setup and hold times of the latch are met by wide margins. Note that the 80186's address lines A16-A18 and BHE are not valid for an entire memory cycle; therefore, they have to be latched.

3.4 82586 Memory Interface

The 74LS373 has a delay of 18 ns for input data to reach the output assuming the latch enable is high. A

demultiplexed valid address (output of the address latch), therefore, becomes available after T29 + 18 measuring from the beginning of T1 (Figure 8). The demultiplexed address remains valid until the ALE of the next memory access becomes active. Upper address lines, A14 through A20, are connected to a 16L8 PAL, which provides address decode logic for all memory devices. The PAL truth table is in Appendix A. The PAL has a maximum of 35 ns propagation delay, so chip selects will become active after 55 + 18 + 35 ns (max.) from the beginning of T1 as indicated in Figure 8. Since address decode logic is implemented by a PAL, any memory expansion would only require a reprogramming of this PAL.

Two 74LS245 bus transceiver chips are controlled by the DT/\overline{R} and \overline{DEN} . Output enable and disable times of the 74LS245 are 40 and 25 ns respectively. The maximum propagation delay when the output enable is active is 12 ns.




Figure 7. 80186 Address Timing






Figure 8. 82586 Memory Interface Timing






Figure 9. 80186 Memory Interface Timing



Address access time is $3 \times T1 - T29 - 18 - T8 - 12 + n \times T1$, where n is the number of wait states. For 0 wait states operation at 8 MHz, it is 270 ns minimum. Chip select access time is $3 \times T1 - T29 - 18 - T8 - 12 + n \times T1 - 35$, which is 235 ns for 0 wait state operation. Command access time for a read cycle is $2 \times T1 - T40 - T8 - 12 + n \times T1$, which is 123 ns. Address setup time for a write cycle is T1 - T29 - 18 + T23, which is 52 ns minimum.

To meet these timing requirements, 2764-20s must be used for ROM. Static RAM chips, HM6264P-15, offer very wide timing margins and were selected for this design.

3.5 80186 Memory Interface

Figure 9 shows the timing of the 80186 memory interface. By comparing this figure to Figure 7, it is easy to notice that the 80186 offers a little faster bus interface. For example, TCLRL which is equivalent to T40 (0 to 95 ns) of the 82586 is specified as 10 to 70 ns. Since the memory choice satisfies the 82586 memory timing parameters, it also satisfies the 80186 memory timing parameters.

3.6 Memory Map

With 2764-20 EPROMs and 6264P-15 SRAMs, this board has 32 K bytes of ROM space and 16 K bytes of RAM space. Memory map is given in Figure 10. If 27128-20 EPROMs are used, the ROM space becomes 64 K bytes.

3.7 80186 I/O Interface

3.7.1 82586 CHANNEL ATTENTION GENERATION

The active low Peripheral Chip Select 0 (PCSO) was used to generate a channel attention (CA) signal to the 82586. This way of CA generation satisfies the requirement that the width of a CA which must be wider than a clock period of the system clock.

3.7.2 82586 HARDWARE RESET PORT

PCSI of the 80186 will reset the 82586 if any I/O command is executed using this I/O chip select.

3.7.3 82530 INTERFACE

82530 interface to the 80186 was derived from the design example presented in the 82530 SCC-80186 Interface Ap Brief. This document is attached to this Ap Note as Appendix C.




Figure 10. LANHIB Memory Map

3.7.4 82501 LOOPBACK CONFIGURATION PORT

A 74LS74 D-type flip flop was used for this port. On power up, it configures the 82501 to Non-Loopback mode by providing a high level to pin 3 (LOOPBACK). The chip select is generated from the 80186's PCS2 and the sychronized WR command of the 82530 interface. The least significant bit of I/O output data becomes the state of the 82501's pin 3.

3.7.5 ON-BOARD INDIVIDUAL ADDRESS PORT

To provide the 82586 a hardware configured host address, a 32x8 ROM is connected to the bus. The chip select for this ROM is generated from the 80186's PCS3, so that the address for the ROM is mapped into the I/O space. Six or two (IEEE 802.3 specified address lengths) consecutive I/O reads starting from the lowest address of ROM will transfer the board address stored in the ROM to an IA-Setup command block of the 82586.

3.8 82586 Ready Signal Generation

82586 asynchronous ready (ARDY) signal is generated from a shift register. The shift register provides the 82586 a "normally ready" signal. When a wait state is needed, the ready signal is dropped to the low state. As shown in Table 3, the 82586 can be programmed to have 0 to 8 wait states by setting the DIP switch properly. Even though the on-board memory devices are

Table 3. DIP	Switch	Settings	for Various
Numbe	rs of 82	586 Wait	States

	Dip	Sw	itc	h Se	etti	ng		Number of Wait States
7	6	5	4	3	2	1	0	the 82586 Inserts
1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	0	0	2
1	1	1	1	1	0	0	0	3
1	1	1	1	0	0	0	0	4
1	1	1	0	0	0	0	0	5
1	1	0	0	0	0	0	0	6
1	0	0	0	0	0	0	0	7
0	0	0	0	0	0	0	0	8

1 = Switch Open

0 = Switch Closed

fast enough for 0 wait states operation, this programmable wait state capability was added so that the effect of wait states on the 82586 performance could be evaluated.

3.9 82501 Circuits

Since the 82501 is designed to work with the 82586, no interfacing circuits are required.

The transceiver cable side of the 82501 requires some passive components. The receive and collision differential inputs must be terminated by $78\Omega \pm 5\%$ resistors. Common mode voltages on these differential inputs are established internally. $240\Omega \pm 5\%$ pull down resistors must be connected on the TRMT and TRMT output pins.

A 0.022 μ F \pm 10% capacitor connected between pin 1 and 2 of the 82501 is for the analog phase-locked loop.

Connected between the X1 and X2 pins is a 20 MHz parallel resonant quartz crystal (antiresonant with 20 pF load fundamental mode). An internal divide-by-two counter generates the 10 MHz clock. Since both Ethernet and Cheapernet tolerate an error of only ±0.01% in bit rate, a high quality crystal is recommended. The accuracy of a crystal should be equal to or better than ±0.002% @ 25°C and ±0.005% for 0-70°C. A 30-35 pF capacitor is connected from each crystal pin (X1 and X2) to ground in order to adjust effective capacitance load for the crystal, which should be about 20 pF including stray capacitance.

3.10 82502 Circuits

3.10.1 ISOLATION AND POWER REQUIREMENTS

The IEEE 802.3 standard requires an electrical isolation within the transceiver (MAU). Cheapernet

(10BASE2) requires the isolation means to withstand 500V ac, rms for one minute. Ethernet (10BASE5) requires 250 Vrms. This electrical isolation is normally accomplished by transformer coupling of each signal pair. The kind of transformers recommended for the 82502 are the pulse transformers which have a 1:1 turn ratio and at least 50 microhenry inductance. PE64102 and PE64107 manufactured by Pulse Engineering are found to be good selections for this purpose. The PE 64102 offers 500 Vrms isolation. The PE64107 offers 2000 Vrms isolation. Both products provide three transformers in one package. Even though the current Type 10BASE5 specification requires only 250 Vrms, it is very common to have a higher isolation, at least 500 Vrms, in transceivers.

The standard specifies the voltage input level and maximum current allowed on the power pair of the transceiver cable. The voltage level may be between +11.28V dc and +15.75V dc. The maximum current is limited to 500 mA. Since the 82502 requires +10V $\pm 10\%$ and $\pm 5V$ $\pm 10\%$ as power, there has to be a DC/DC converter. In addition the DC/DC converter must be isolated due to the requirement described above. The DC/DC converter should be able to supply about 100 mA on the + 10V line and 60 mA on the 5V line. The efficiency required in the converter is, therefore, $((11V \times 100 \text{ mA} + 5.5V \times 60 \text{ mA}) / ((11.28V))$ $-0.5A \times 4\Omega$) × 500 mA)) × 100 = 31% worst case. 4Ω is the maximum round trip resistance the power pair may have. 82502's CMOS process is the major contributor to this low DC/DC efficiency requirement.

Since the DC/DC converter has an isolation transformer inside, the output voltages are all floating voltages. The 0V output of the converter, for example, has no voltage relationship with the DTE's ground. The V_{SS} and AV_{SS} pins of the 82502 should be connected to the 0V output of the DC/DC converter which is the 82502's ground (reference voltage).

Both Pulse Engineering and Reliability Incorporated produce DC/DC converters that meet the 82502's requirements. The Pulse Engineering's part number is PE64369 (enclosed in this design kit). The device measures about 1.5" x 1.5" x 0.5" and provides 2000 Vrms breakdown. The Reliability's part number is 2E12R10-5. Preliminary data sheets are available from Reliability.

3.10.2 OTHER PASSIVE AND ACTIVE DEVICES FOR THE 82502

A 78Ω $\pm 5\%$ resistor is required to terminate the transmit pair of the Transceiver cable. The chip has an internal circuit that establishes a common mode voltage, thus no voltage divider is required. The receive and collision pair drivers need pull up resistors. A 43.2 $\pm 1\%$ resistor must be connected from each output pin to +5V.



A 243 Ω $\pm 0.5\%$ precision resistor is required on the REXT pin to the ground. The accuracy of this resistor is very important since this resistor is a part of current and voltage reference circuits in the analog sections of the 82502.

Grounding the HBD (Heartbeat Disable) pin will allow the chip to perform Signal Quality Error check (Heartbeat) as required by the IEEE 802.3. The chip will transmit the collision presence signal after each transmission during Interframe Spacing (IFS) time. In a repeater application, this feature is disabled (HBD = +5V).

Diodes connected on the CXTD pin are to reduce the capacitive loading onto the coaxial cable. One diode is sufficient, but two will provide a protection in case one burns out (Short Circuit). The diode should have about 2 pF shunt capacitance at Vd = 0V and be able to handle at least 100 mA when biased in forward direction. A few candidates are 1N5282, 1N3600, and 1N4150.

A 100Ω fusible resistor connected on the CXRD pin is purely for protection. It is there as a fuse, not as a resistor. The 82502 works without this resistor. The IEEE 802.3, however, states that "component failures within the MAU (Media Attachment Unit or Transceiver) electronics should not prevent communication

among other MAUs on the coaxial cable." It is recommending a transceiver design that minimizes the probability of total network failure. The fusible resistor will provide an open circuit in an event of excess current. A short circuit from the CXRD pin to ground will not bring down the network due to the blown fuse.

An 8 $M\Omega$ resistor connected between the coaxial cable shield and the Transceiver cable shield will provide a static discharge path. The Ethernet coaxial cable should also have an effective earth ground at one point in a network as required by the standard. A 0.01 μF in parallel to the 8 $M\Omega$ resistor provides ground for RF signals.

3.10.3 LAYOUT CONSIDERATION FOR THE 82502 CIRCUITS

It is strongly recommended that the board have a special ground plane for the 82502 (see Figure 11). The 0V (reference) output of the isolated DC/DC converter should be connected to the ground plane. The V_{SS} and AV_{SS} pins of the 82502 should be connected to the ground plane with minimum lead wires.

There should be a 0.22 μ F capacitor connected between the coaxial cable shield and ground. The signal path from the coax. shield through the 0.22 μ F capacitor to




Figure 11. Ground Plane for the 82502



the ground should be kept as short as possible—leads of the 0.22 μ F capacitor should be as short as possible.

The path length from the CXTD pin through two diodes to the center conductor of the coax should also be minimized.

These are recommendations which will produce a more reliable circuit if followed carefully. Remember that the 82502 has analog circuits in it.

4.0 DEMONSTRATION SOFTWARE

The demonstration software included in this Ap Note is called "Traffic Simulator and Monitor Station" (TSMS) program. The TSMS program is written in PL/M and has the following features:

- 1. Programmable network load generation
- 2. Network statistical monitoring capabilities
- Interactive command execution of all 82586 commands
- 4. Interactive buffer monitoring

The environment created with the TSMS program was found to be very useful for network debugging and other individual station's hardware and software debugging. The TSMS software listing is found in Appendix B.

The 82586 Data Link Driver presented in Application Note 235 (Chapter 4 of the LAN Components User's Manual) currently runs only on the iSBC 186/51. The software will be modified to run on the LANHIB and made available as another demonstration software.

4.1 Programming PROMs to Run the TSMS Program

By returning the card enclosed in this kit or by contacting Insite, the TSMS program and related submit files can be obtained on a diskette. Files that are on the diskette are:

TSMS.PLM
IO.PLM
IN1186.PLM
LANHIB.CSD
SBC.CSD
IUPHIB.CSD
IUPSBC.CSD
HI.BYT
LO.BYT
ROM.CSD

HI.BYT and LO.BYT are the files which can be downloaded to PROMs directly. These files are already configured for the LANHIB. The submit file ROM.CSD invokes the Intel PROM Programming Software (iPPS) under the ISIS-II operation system and programs two 2764 EPROMs. The Intel Universal Programmer must be placed in ON-LINE mode.

Other files contained in the diskette are for compiling and locating the original TSMS program. Using these files, the original TSMS program can be changed or can be compiled for an iSBC 186/51. "TSMS.PLM" is the original TSMS source program. 'IO.PLM' contains the IO driver needed when the TSMS program is run on the iSBC 186/51. INI186.PLM is the LANHIB initialization routine. LANHIB.CSD is the submit file that compiles, links, and locates the TSMS program and the LANHIB initialization routine. SBC.CSD compiles, links, and locates the TSMS program and the IO driver for the iSBC 186/51. IUPHIB.CSD programs two 2764s for the LANHIB. IUPSBC.CSD programs two 2764s for the iSBC 186/51.

Therefore, if the TSMS program is to be run on the LANHIB (Demo board), steps required are:

- 1. submit LANHIB
- 2. submit IUPHIB

If the TSMS program is to be run on the iSBC 186/51, steps required are:

- 1. submit SBC
- 2. submit IUPSBC

4.2 Capabilities and Limits of the TSMS Program

The TSMS program initializes the LANHIB Ethernet/Cheapernet station by executing 82586's Diagnose, Configure, IA-Setup, and MC-Setup commands. The program asks a series of questions in order to set up a linked list of these 82586 commands. After initialization is completed, the program automatically starts the 82586's Receive Unit (monitoring capability). Transmissions are optional (traffic simulation capability).

The TSMS program has two modes of operation: Continuous mode and Interactive Command Execution mode. The program automatically gets into the Continuous mode after initialization. The Interactive Command Execution mode can be entered from the Continuous mode. Once entered in the Continuous mode, the software uses the format shown in Figure 12 to display information. Detailed description of each of these fields is as follows:

Host Address: host (station) address used in the most recently prepared IA-Setup command. The software simply writes the address stored in the IA-Setup command block with its least significant bit being in the most right position. Note that if the IA-Setup com-



Host Address: 00 AA 00 00 18 Multicast Address(es): No Multicast Addresses Defined Destination Address: FF FF FF FF FF FF Frame Length: 118 bytes Time Interval between Transmit Frames: 159.4 microseconds Network Percent Load generated by this station: 35.7 % Transmit Frame Terminal Count: Not Defined 82586 Configuration Block: 08 00 60 00 F2 00 ************************ Station Activities ******* # of Good # of Good CRC Alignment No Receive Frames Errors Errors Resource Overrun Frames Transmitted Received Errors Errors 10130 292010-14

Figure 12. Continuous Mode Display

mand was just set up and not executed, the address displayed in this field may not be the address stored in the 82586.

Multicast Address(es): multicast addresses used in the most recently prepared MC-Setup command. As in the case of host address, the software simply writes the addresses stored in the MC-Setup command block. Note that if the MC-Setup command was just set up and not executed, the addresses displayed in this field may not be the addresses stored in the 82586.

Destination Address: destination address stored in the transmit command block if AL-LOC=0. If AL-LOC=1, destination address is picked up from the transmit buffer. The least significant bit is in the most right position.

Frame Length: transmit frame byte count including destination address, source address, length, data, and CRC field.

Time Interval Between Transmit Frames: approximate time interval obtainable between transmit frames (Figure 13). The number is correct if there are no other stations transmitting on the network.

Network Percent Load Generated by This Station: approximate network percent load that is generated by this station (Figure 13). The number is correct if there are no other stations transmitting on the network.

Transmit Frame Terminal Count: number of frames this station will transmit before it stops network traffic load generation. If this station is transmitting indefinitely, this field will be 'Not Defined'.

82586 Configuration Block: configuration parameters used in the most recently prepared Configure command. As in the case of IA-Setup command, the soft-

ware simply writes the parameters from the Configure command block. The least significant byte (FIFO Limit) of the configuration parameters is printed in the most left position.

- # of Good Frames Transmitted: number of good frames transmitted. This is a snap shot of the 32-bit transmit frame counter. It is incremented only when both C and OK bits of the transmit command status are set after an execution. The counter is 32-bit wide.
- # of Good Frames Received: number of good frames received. This is a snap shot of the 32-bit receive frame counter. It is incremented only when both C and OK bits of a receive frame descriptor status are set after a reception. The counter is 32-bit wide.

CRC Errors: number of frames that had a CRC error. This is a snap shot of the 16-bit CRC counter maintained by the 82586 in the SCB.

Alignment Errors: number of frames that had an alignment error. This is a snap shot of the 16-bit alignment counter maintained by the 82586 in the SCB.

No Resource Errors: number of frames that had a no resource error. This is a snap shot of the 16-bit no resource counter maintained by the 82586 in the SCB.

Receive Overrun Errors: number of frames that had a receive overrun error. This is a snap shot of the 16-bit receive overrun error counter maintained by the 82586 in the SCB.

If the station is actively transmitting, # of good frames transmitted should be incrementing. If the station is actively receiving frames, # of good frames received should be incrementing. In this continuous mode, a user can see the activities of the network.






Figure 13. Network Percent Load

Hitting any key on the keyboard while the program is running in the Continuous mode will exit the mode. The program will respond with a message 'Enter Command (H for Help) \rightarrow '. In this Interactive Command Execution mode, a user can set up any one of the 82586 action commands and/or execute any one of the 82586 SCB control commands. Setting up a Dump command and executing a SCB Command Unit Start command will, for example, execute the Dump command. Display commands are also available to see the contents of the 82586's data structure blocks. A display command will enable a user to see the contents of the 82586's dump (see Section 6.3).

Typing 'E' after 'Enter command (H for help) \rightarrow ', executing a SCB Command Unit Start command with a transmit command, or executing a SCB Receive Unit Start command will exit the Interactive Command Execution mode. The program will be back in the Continuous mode. Using this Interactive Command Execution mode, one can, for example, reconfigure the station and come back to the Continuous mode. Section 6 lists actual example executions of the TSMS program.

The TSMS program should be run in an 8 MHz system. The software running at 8 MHz with a maximum of 2 wait states has been tested and verified to be able to receive back-to-back frames separated by 9.6 microseconds and still keep track of the correct number of frames received. This capability, for example, can be used to find out exactly how many frames a new station in the network had transmitted.

The software does not perform extensive loopback tests and hardware diagnostics during the initialization. A loopback operation can be performed interactively in the Interactive Command Execution mode.

The software allows a user to set up only 8 multicast addresses maximum. It is not possible with this program to set up more than 8 multicast addresses.

The command chaining feature of the 82586 is not used in the Interactive Command Execution mode. Each command setup performed by a 'S' command after 'Enter command (H for help) \rightarrow ' sets up a command with its EL bit set, I bit reset, and S bit reset. Diagnose, Configure, IA-Setup, and MC-Setup commands are chained together during the initialization routine and executed at once with only one CA.

The software sets up 5 Receive Frame Descriptors linked in a circular list. Therefore, a user can see only the last 5 frames the station has received. It also sets up 5 receive buffers, each being 1514 bytes long, linked in circle. Therefore, the 82586 never goes into the NO RESOURCES state.

4.3 Example Executions of the TSMS Program

This section presents three example executions of the TSMS program. When the TSMS program needs a command to be typed, it asks a question with ' \rightarrow '. Anything after ' \rightarrow ' is what a user needs to type in on the keyboard. To switch from the continuous mode to the interactive command execution mode, type any key on the keyboard.

4.3.1 EXAMPLE 1: EXTERNAL LOOPBACK EXECUTION

In this example, 500 external loopback transmissions and receptions are executed (Figure 14). In order for the software to process each loopback properly, a large delay was given between transmissions.

4.3.2 EXAMPLE 2: FRAME RECEPTION IN PROMISCUOUS MODE

The 82586 is configured to receive any frame that exists in the network (Figure 15). In this example, the station received 100 frames.

4.3.3 EXAMPLE 3: 35.7% NETWORK TRAFFIC LOAD GENERATION

The station is programmed to transmit 118 byte long frames with a time interval of 159.4 microseconds in between (Figure 16). The network load is about 35.7 percent if no other stations are transmitting in the network.

A key was hit to enter the Interactive Command Execution mode. In that mode, a Dump command was executed and the result was displayed. After the Dump execution, a transmit command was set up again and the station was put in the Continuous mode.



```
Initialization begun
Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> Y
Enter byte number (1 - 11) = 4
Enter byte 4 (4H) ==> A6H
Any more bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 11
Enter byte 11 (BH) ==> 6
Any more bytes? (Y or N) ==> N
Configure the 586 with the prewired board address ==> N
Enter this station's address in Hex ==> 000000002200
You can enter up to 8 Multicast Addresses.
Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).
Would you like to transmit?
Enter a Y or N ==> Y
Enter a destination address in Hex ==> 000000002200
Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 2
Transmit Data is continuous numbers (0, 1, 2, 3, ...)
Change any data bytes? (Y or N) ==> N
Enter a delay count ==> 10000000000
The number is too big.
It has to be less than or equal to 65535 (FFFFH).
Enter a number ==> 60000
Setup a transmit terminal count? (Y or N) ==> Y
Enter a transmit terminal count ==> 500
Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 30.18 miliseconds
Network Percent Load generated by this station:
Transmit Frame Terminal Count: 500
Good enough? (Y or N) ==> Y
Receive Unit is active.
                                                                       292010-16
```

Figure 14. External Loopback Execution



```
---Transmit Command Block---
0000 at 033E
8004
FFFF
034E
2200
0000
0000
0000
Hit <CR> to countinue
transmission started!
Host Address: 00 00 00 00 22 00
Multicast Address(es): No Multicast Addresses Defined
Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 30.18 miliseconds
Network Percent Load generated by this station:
Transmit Frame Terminal Count: 500
82586 Configuration Block: 08 00 A6 00 60 00 F2 00 00 06
# of Good
           # of Good
                     CRC
                               Alignment
                                          No
                                                    Receive
Frames
           Frames
                     Errors
                               Errors
                                          Resource
                                                    Overrun
Transmitted Received
                                          Errors
                                                    Errors
500
           500
                     0
                               0
                                                       292010-17
```

Figure 14. External Loopback Execution (Continued)



```
Initialization begun
 Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> Y
 Enter byte number (1 - 11) ==> 9
 Enter byte 9 (9H) ==> 1
Any more bytes? (Y or N) ==> N
 Configure the 586 with the prewired board address ==> Y
 You can enter up to 8 Multicast Addresses.
 Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).
Would you like to transmit?
Enter a Y or N ==> N
Receive Unit is active.
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40
************************* Station Activities ****************
 # of Good
             # of Good
                         CRC
                                     Alignment
                                                 No
                                                             Receive
Frames
             Frames
                         Errors
                                     Errors
                                                 Resource
                                                             Overrun
Transmitted Received
                                                 Errors
                                                             Errors
             100
Enter command (H for help) ==> D
Command Block or Receive Area? (R or C) ==> R
Frame Descriptors:
4000 at 036C A000 at 0382 A000 at 0398 A000 at 03AE A000 at 03C4
0000
             0000
                          0000
                                       0000
                                                    0000
0382
            0398
                          03AE
                                       03C4
                                                    036C
03DA
             03E4
                          03EE
                                       03F8
                                                    0402
2200
            2200
                          2200
                                       2200
                                                    2200
2200
            2200
                          2200
                                       2200
                                                    2200
0000
             0000
                          0000
                                       0000
                                                    0000
                                                                 292010-18
```

Figure 15. Frame Reception in Promiscuous Mode

· · · · · · · · · · · · · · · · · · ·													
0000	0000		0000			0000)		0	000			
0000	0000		0000			0000				000			
0000	0000		0000			0000)		0	000			
0000	0000		0000			0000	כ		0	000			
Deseine Buff	Docom												
Receive Buff	er Descri C064 at			at 0	255	COS	4 a+	03F	3 C	164	at O	402	
C064 at 03DA	03EE	U3E4	03F8	at 0	366	040		031		3DA	ac o	102	
03E4	03EE		OFEO			15C	-			BB4			
040C 0000	0000		0000			000				000			
05DC	05DC		05DC			05D				5DC			
USDC	USDC		UJDC				_						
Display the Receive Buff		buffe	rs? (Y	or N) ==:	> Y							
Receive Buff	er 0 :												
002C:014C 00	01 02	03	04 05	06	07	08	09	0A	0B	0C	0D	0E	OF
002C:014C 00	11 12		14 15	16	17	18	19	1A	1B	ic	1D	1E	1F
002C:015C 10	21 22		24 25	26	27	28	29	2A	2B	2C	2D	2E	2F
002C:017C 30	31 32		34 35	36	37	38	39	3A	3B	3C	3D	3E	3F -
002C:018C 40	41 42	43	44 45	46	47	48	49	4A	4B	4C	4D	4E	4 F
002C:019C 50	51 52	53	54 55	56	57	58	59	5A	5B	5C	5D	5E	5F
002C:01AC 60	61 62	63											
Hit <cr> to c</cr>	countinue												
Receive Buff			<u></u>										
002C:0736 00	01 02		04 05	06	07	08	09	0A	OB	OC.	0D	0E	OF
002C:0746 10	11 12		14 15	16 26	17 27	18 28	19 29	1A 2A	1B 2B	1C 2C	1D 2D	1E 2E	1F 2F
002C:0756 20	21 22 31 32		24 25 34 35	36	37	38	39	3A	3B	3C	3D	3E	2F 3F
002C:0766 30 002C:0776 40	41 42		44 45	46	47	48	49	4A	4B	4C	4D	4E	4F
002C:0786 50	51 52		54 55	56	57	58	59	5A	5B	5C	5D	5E	5F
002C:0796 60	61 62	63			٠.	••				-	-		
0020.0730 00	01 02	03											
Hit <cr> to c</cr>	ountinue												
Receive Buff	er 2 :												
002C:0D20 00	01 02	03	04 05	06	07	80	09	OA	ов	0C	OD	0E	OF
002C:0D30 10	11 12		14 15		17	18	19	1 A	1B	1C	1D	1E	1F
002C:0D40 20	21 22		24 25		27	28	29	2A	2B	2C	2D	2E	2F
002C:0D50 30	31 32		34 35		37	38	39	3A	3B	3C	3D	3E	3F
002C:0D60 40	41 42		44 45		47	48	49	4A	4B	4C	4D	4E	4F
002C:0D70 50	51 52		54 55	56	57	58	59	5A	5B	5C	5D	5E	5F
002C:0D80 60	61 62	63											
Hit <cr> to c</cr>	ountinue												
Receive Buff	er 3 :												
002C:130A 00	01 02	03	04 05	06	07	08	09	OA	0B	oc	OD	0E	OF
002C:130A 00	11 12		14 15		17	18	19	1A	1B	10	10	1E	1F
002C:131A 10	21 22		24 25		27	28	29	2A	2B	2C	2D	2E	2F
002C:133A 30	31 32		34 35		37	38	39	3A	3B	3C	3 D	3 E	3F
002C:134A 40	41 42	43	44 45	46	47	48	49	4A	4B	4C	4D	4E	4F
002C:135A 50	51 52	53	54 55	56	57	58	59	5A	5B	5C	5D	5E	5 F
002C:136A 60	61 62	63											
Hit <cr> to c</cr>	countinue												
													292010-19

Figure 15. Frame Reception in Promiscuous Mode (Continued)



```
Receive Buffer 4:
002C:18F4 00 01
                 02
                      03
                         04
                              05
                                  06
                                      07
                                          80
                                              09
                                                  0A
                                                      0B
                                                          0C
                                                              0D
                                                                  0E
                                                                       OF
002C:1904 10
              11
                  12
                      13
                          14
                              15
                                  16
                                      17
                                          18
                                              19
                                                  1A
                                                      18
                                                          10
                                                              1D
                                                                   1E
                                                                       1F
002C:1914 20
              21
                  22
                      23
                          24
                              25
                                  26
                                      27
                                          28
                                              29
                                                  2A
                                                      2B
                                                          2C
                                                              2D
                                                                   2E
                                                                       2F
002C:1924 30
              31
                 32
                      33
                          34
                              35
                                  36
                                      37
                                          38
                                              39
                                                  3A
                                                      3B
                                                          3C
                                                              3D
                                                                  3E
                                                                       3F
002C:1934 40
                 42
                      43
                                 46
                                                          4C
              41
                         44
                              45
                                      47
                                          48
                                              49
                                                  4A
                                                      4B
                                                              4D
                                                                   4E
                                                                       4 F
002C:1944 50
              51
                  52
                      53
                          54
                              55
                                 56
                                      57
                                          58
                                              59
                                                  5A
                                                      5B
                                                          5C
                                                              5D
                                                                       5F
002C:1954 60
              61
                  62
                      63
Hit <CR> to countinue
 Enter command (H for help) ==> E
************************ Station Cofiguration *******************
 Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
 82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40
************************* Station Activities *******************
 # of Good
              # of Good
                           CRC
                                        Alignment
                                                     No
                                                                  Receive
Frames
              Frames
                           Errors
                                        Errors
                                                     Resource
                                                                  Overrun
 Transmitted
             Received
                                                     Errors
                                                                  Errors
              100
                           0
                                        0
                                                     O
                                                                       292010-20
```

Figure 15. Frame Reception in Promiscuous Mode (Continued)



```
Initialization begun
Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> N
Configure the 586 with the prewired board address ==> Y
You can enter up to 8 Multicast Addresses.
Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).
Would you like to transmit?
Enter a Y or N ==> Y
Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 100
Transmit Data is continuous numbers (0, 1, 2, 3, ...)
Change any data bytes? (Y or N) ==> \hat{N}
Enter a delay count ==> 0
Setup a transmit terminal count? (Y or N) ==> N
Destination Address: FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
Good enough? (Y or N) ==> Y
Receive Unit is active.
---Transmit Command Block---
0000 at 033E
8004
FFFF
034E
FFFF
FFFF
FFFF
0000
Hit <CR> to countinue
                                                                    292010-21
```

Figure 16. 35.7% Network Load Generation



```
transmission started!
************************** Station Configuration ****************
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
Destination Address: FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
82586 Configuration Block: 08 00 26 00
                                        60 00 F2 00
                                                        00 40
# of Good
                         CRC
                                     Alignment
                                                 No
                                                              Receive
 # of Good
                         Errors
                                     Errors
                                                 Resource
                                                              Overrun
Frames
            Frames
                                                  Errors
Transmitted Received
                                                              Errors
                                     0
                                                  0
10459
Enter command (H for help) ==> H
Commands are:
S - Setup CB
                       D - Display RFD/CB
P - Print SCB
                       C - SCB Control CMD
L - ESI Loopback On
                       N - ESI Loopback Off
A - Toggle Number Base
Z - Clear Tx Frame Counter
Y - Clear Rx Frame Counter
E - Exit to Continuous Mode
Enter command (H for help) ==> S
Enter command block type (H for help) ==> H
Command block type:
qoN - N
                     I - IA Setup
C - Configure
                     M - MA Setup
T - Transmit
                     R - TDR
D - Diagnose
                     S - Dump Status
H - Print this message
Enter command block type (H for help) ==> S
Enter command (H for help) ==> C
Do you want to enter any SCB commands? (Y or N) ==> Y
Enter CUC ==> 1
Enter RES bit ==> 0
Enter RUC ==> 0
Issued Channel Attention
Enter command (H for help) ==> D
                                                                 292010-22
```

Figure 16. 35.7% Network Load Generation (Continued)

```
Command Block or Receive Area? (R or C) ==> C
--- Dump Status Command Block---
A000 at 0364
8006
FFFF
27D6
Dump Status Results
at 27D6
00 E8
        3F
            26
                80
                    60
                        00
                            FA
                                00
                                    00
                                         40
                                             FF
                                                 6D
                                                     18
                                                          00
                                                              00
AA
   00
        40
            20
                00
                    00
                        00
                            00
                                FF
                                    FF
                                         FF
                                             FF
                                                     9E
                                                 B5
                                                          EΕ
                                                              CF
        3F
            B0
                00
                    00
62
    63
                        00
                             00
                                00
                                    00
                                         00
                                             0.0
                                                 FF
                                                              FC
                                                     85
                                                          08
00
   00
        00
            00
                00
                    00
                        00
                             00
                                00
                                     00
                                         00
                                             00
                                                 70
                                                          06
                                                     03
                                                              00
       00
   05
                0C
DC
            00
                    04
                        DC
                            05
                                E4
                                     03
                                         DA
                                            03
                                                 DA
                                                     03
                                                          78
                                                              05
82
   03
       6C
            03
                F8
                    03
                        64
                            80
                                D6
                                    27
                                         E8
                                             21
                                                 FF
                                                     FF
                                                          4E
                                                              03
06
   80
       FF
            FF
                64
                    03
                        00
                            00
                                D2
                                    0.2
                                         00
                                            00
                                                 00
                                                     00
                                                          00
                                                              00
00
   00
       D6
            27
                00
                    01
                        00
                            28
                                00
                                    00
                                         00
                                            0.0
                                                 30
                                                     26
                                                          00
                                                              00
20
   00
        40
            06
                30
                    01
                        00
                            00
                                90
                                    00
                                         10
                                             01
                                                 00
                                                     00
                                                          6C
                                                              03
00
   00
        6A
            03
                0E
                    00
                        6C
                            28
                                 00
                                    00
                                         74
                                             0.3
                                                 00
                                                     00
                                                         00
                                                              00
   00
00
       00
            00
                00
                    CO
                        00
                            00
                                00
                                    00
Enter command (H for help) ==> S
Enter command block type (H for help) ==> T
Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 100
Transmit Data is continuous numbers (0, 1, 2, 3, ...)
Change any data bytes? (Y or N) ==> \dot{N}
Enter a delay count ==> 0
Setup a transmit terminal count? (Y or N) ==> N
Destination Address: FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
Good enough? (Y or N) ==> Y
Enter command (H for help) ==> C
Do you want to enter any SCB commands? (Y or N) ==> Y
Enter CUC ==> 1
Enter RES bit ==> 0
Enter RUC ==> 0
Issued Channel Attention
                                                                        292010-23
```

Figure 16. 35.7% Network Load Generation (Continued)



```
************************** Station Configuration *********
Host Address: 00 AA 00
                         00
                              18
Multicast Address(es): No Multicast Addresses Defined
                                    FF
Destination Address: FF
                         FF FF FF
                                        FF
Frame Length: 118 bytes
Time Interval between Transmit Frames:
                                        159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
82586 Configuration Block: 08 00 26 00
                                          60
                                               00
                                                  F2
                                                       00
*************************** Station Activities ****************
                                                                 Receive
 # of Good
             # of Good
                          CRC
                                       Alignment
                                                    No
                                                    Resource
                                                                 Overrun
             Frames
                          Errors
                                       Errors
Frames
                                                    Errors
                                                                 Errors
Transmitted
             Received
                          0
 106020
                                                                     292010-24
```

Figure 16. 35.7% Network Load Generation (Continued)

5.0 IN CASE OF DIFFICULTY

This section presents methods of troubleshooting ("debugging") a LANHIB board. When a LANHIB board is powered up with the TSMS program stored in EPROMs, it should display "TRAFFIC SIMULATOR AND MONITOR STATION PROGRAM" message on a terminal screen. If the message is not displayed, the board has to be debugged. Section 5.1 describes basic 80186/82586 system troubleshooting procedures. Section 5.2 is for troubleshooting 82501 and 82502 circuits. After the 80186/82586 system is debugged, the 82501/82502 circuits have to be tested.

5.1 Troubleshooting 80186/82586 System

Shown in Figure 17 is a flow chart for troubleshooting 80186/82586 system. The procedure requires an oscilloscope. A logic analyzer is needed if problems appear to be serious. The procedures will debug the board to the point where the 82530 is initialized properly. If the 82530 can be initialized properly, ROM and RAM interfaces must be functioning. Board initialization routines (INI186.PLM) linked to the TSMS program requires ROM and RAM accesses. Since the 82586 shares most of the system with the 80186, no special debugging is required for the 82586. Wiring of all 82586 parallel signal pins should, however, be checked.

The flow chart branches to two major paths after the first decision box. One path debugs the RS-232 channel

and the other debugs the 80186/82586 system. The waveform of the \overline{TRXCB} output of the 82530 determines which path to be taken. If the 82530 is getting programmed properly, there should be 153.6 KHz $(1/f = 6.51 \ \mu s)$ clock on this output pin. If there is a clock, the problem is probably in the RS-232 interface. If there is no clock, then the system has to be debugged using a logic analyzer.

5.2 Troubleshooting 82501/82502 Circuits

If the TSMS program runs on the LANHIB but the 82586 is not able to transmit or receive, there must be a problem in 82501/82502 circuits. The flow chart in Figure 19 will guide troubleshooting in these circuits. An oscilloscope is required.

The board should be configured to Cheapernet and disconnected from the network. Two terminators will be required to terminate a "T" BNC connector providing an effective load resistance of 25Ω to the 82502.

The 82586 must have the system and transmit clocks running upon reset. Since the transmit clock is generated by the 82501, the 82501 transmit clock output pin (pin 16) should be checked. The TSMS program executes 82586's Diagnose, Configure, IA-Setup, and MC-Setup commands during initialization. If the 82586 has active \overline{CRS} (Carrier Sense) signal, it cannot complete execution of these commands. The 82501 should, therefore, be checked if it is generating inactive \overline{CRS} signal to the 82586 after power up. The LANHIB powers up the 82501 in non-loopback mode.



After making sure that the 82501 is generating proper signals to the 82586, the TSMS program is restarted with an initialization shown in Figure 20. The 82586 is configured to EXT-LPBK=1, TONO-CRS=1, and MIN-FRM-LEN=6. The chip is also loaded with a destination address identical to the source address. If there are no problems in the 82501/82502 circuits, the station will be receiving its own transmitted frames. If problems exist, the station will only be transmitting. Since the 82586 is configured to TONO-CRS (Transmission On NO Carrier Sense), the chip will keep trans-

mitting regardless of the state of carrier sense. The 82501/82502 circuits can then be probed with an oscilloscope at the locations indicated in Figure 21. Probing will catch problems like wiring mistakes, missing load resistors, etc.

Once the station is debugged, it can be connected to the network. If there is a problem in the network, the 82586's TDR command can be used to find the location and nature of the problem.




Figure 17. Flowchart for 80186/82586 System Troubleshooting




Figure 17. Flowchart for 80186/82586 System Troubleshooting (Continued)




Figure 18. Example of Logic Analyzer Trace






Figure 19. Flowchart for 82501/82502 Circuits Troubleshooting



```
Initialization begun
Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 4
Enter byte 4 (4H) ==> A6H
Any more bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 9
Enter byte 9 (9H) ==> 08H
Any more bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 11
Enter byte 11 (BH) ==> 6
Any more bytes? (Y or N) ==> N
Configure the 586 with the prewired board address ==> N
Enter this station's address in Hex ==> 000000002200
You can enter up to 8 Multicast Addresses.
Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).
Would you like to transmit?
Enter a Y or N ==> Y
Enter a destination address in Hex ==> 000000002200
Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 2
Transmit Data is continuous numbers (0, 1, 2, 3, ...)
Change any data bytes? (Y or N) ==> N
Enter a delay count ==> 0
Setup a transmit terminal count? (Y or N) ==> N
Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 159.4 seconds
Network Percent Load generated by this station: 11.0 % Transmit Frame Terminal Count: Not Defined
Good enough? (Y or N) ==> Y
                                                                                                                  292010-77
```

Figure 20. TSMS Initialization for 82501/82502 Circuits Troubleshooting





Figure 21. Probing 82501/82502 Circuits

APPENDIX A
LANHIB SCHEMATICS
PARTS LIST
PAL EQUATIONS
DIP SWITCH SETTINGS
WIRE WRAP SERVICES





POWER SUPPLY CONNECTIONS


THE BOARD REQUIRES +50, +120, AND -120. HULTIBUS POWER PINS FOR THESE UOLTAGES AND GROUND ARE SHOWN ABOUE.

EACH IC SHOULD HAVE A 0.1 LF CAPACITOR BETHEEN POWER PIN AND GROUND PIN. PARTS LIST DOES NOT INCLUDE DECOUPLING CAPACITORS. 'n


8 αΞ 292010-78

REFERENCES U1 U2		MFR		
	20100000		Ę.	į
U1 U2		PART NO.	CODE	QTV.
UZ	10	74532	OBD	-
	IC	74LS84	OBD	1
U3. U4	10	74LS245	OBD	2
- 1	IC	74F373	OBD	. 1
U6. U7	IC	74LS373	OBD	2
80	IC	80186	LNI	-
60	10	82586	HNI	-
010	IC	1618	OBD	-
	10	74LS02	OBD	-
U12, U27	10	74LS74	OBD	~
U28	01	749574	CEO	-
013	10	747 5165	L BU	-
014	1.0	82581	12	-
1115	Dules Transformer Dack	00000		-
116	10 10 10 10	02502	12	-
1113	20,000	20070		
110	TO CAL BLA FRAGE	PE04303	1	-
	10. 84h Bit Erkun	27000	Z	7
2011	7080	74HS88	080	-
134	TO SERIE	HT5254-15		1
135	3 7 0 - 0	127183838		-
670	14	74RS04	OBD	-
023	10	82530	INT	-
038	IC	1489	OBD	-
U31		1488	OBD	-
1	it EPROM (Optiona	27210	HNI	-
K1-K3, K6	Resistor, 10K ohm, 1/4W, 5%	COMI	080	ဖ
-	1000			
1	TOOK ONE. 174M.	CONT	OBD	-
00 00	RESISTOF, Z.ZR ODM, 1/4W, 5%	CONT	OBD	-
	CO. C Chim. I/BM.	COUL	ngo.	
- 1	. 240 OUM.	COMI	OBD	~
111	I ONE	COMI	OBD	-
219-619	(min), 56			
713-K10	43. ZONE	COMI	OBD	4
	Resistor, 100 ohm, Fusible	COMI	8CD	-
010	240			
000 100	CV 243 GAM, 17.6W, 6	7100	080	-
j.	Door of the	1100	1000	,
D23-D26	Dariette 17 day 17 11 511	7100	080	-
250	TO OTHER TO THE	TUDO	080	•
1	Capacitor, Zepr. 1880, 5%	COUL	OBD	7
24 65	100 - 100	CONT	OBD	-
	Capacitor, 30pr, 1000, 52	COM	OBD	7
100	- 1	COMI	OBD	-
ŀ	4	COMI	OBD	1
C11.C12	Capacitor, 0.01uF, 50U	COMI	OBD	7
- 1	٠,	COMI	OBD	-
c8, c9	itor,	THOO	OBD	7
CR1		1N914	OBD	-
CR2, CR3	Diode	1N5282	OBD	~
٧1	Parallel Resonant Crystal,	COMI	OBD	-
91.				
7.5	Parallel Resonant Crystal.	COMI	OBD	-





























```
Module Addr_dec
Title 'LANHIB Address Decode Logic
       Kiyoshi Nishide Intel Corp. March, 1986'
"Declarations
    PALL
                                   device
                                                     'P16L8':
    AO, Al4, Al5
                                                     1, 2, 3;
                      pin
    A16, A17, A18
                                                     4, 5, 6;
                      pin
    A19, BHE
                                   pin
                                                     7, 8;
    HLDA, S2
                                   pin
                                                     9, 11;
    RAMLO, RAMHI
                      pin
                                                     18, 17;
    ROMLO, ROMHI
                      pin
                                                     19, 12;
    ROM
                      pin
                                   13;
    R104
                      pin
                                   16:
Equations
    !ROMHI = A15 & A16 & A17 & A18 & A19 & (HLDA # S2) & R104;
    !ROMLO = !A15 & A16 & A17 & A18 & A19 & (HLDA # S2) & R104;
    !ROM = A17 & A18 & A19 & (HLDA # S2) & !R104;
    !RAMHI = !A14 \& !A15 \& !A16 \& !A17 \& !A18 \& !A19 \& !BHE & (HLDA # S2);
    !RAMLO = !AO & !A14 & !A15 & !A16 & !A17 & !A18 & !A19 & (HLDA # S2);
End Addr_dec
```

PAL Equations



DIP SWITCH SETTINGS FOR VARIOUS OPERATIONS

"1" indicates ON (Switch is closed).

"0" indicates OFF (Switch is open).

"X" indicates Don't Care.

1. To configure the board to Ethernet or Cheapernet:

	SW3 87654321	Comment
Ethernet	XX000000	Transceiver Cable should
Oneapernet	^	not be connected.

To run the TSMS program or the Data Link Driver program:

1 5						
	SW4 87654321	Comment				
TSMS Program or Data Link Driver Program		TSMS program uses the 82530 in Asynchronous Polling mode. Data Link Driver program uses the 825830 in Asynchronous Polling and Vectored Interrupt modes.				

3. To select the 2764-20 EPROMs or 27210 EPROM:

	SW3 87654321	
2764-20 EPROMs	1XXXXXXX	
27210 EPROM	0XXXXXX	

4. Dip Switch Setting Examples:

4. Dip Switch Setting Examples:				
	SW3 87654321	SW4 87654321		
1) To run the TSMS Program from the 2764-20 EPROMs in Cheapernet Configuration		XXXX0010		
To run the TSMS Program from the 2764-20 EPROMs in Ethernet Configuration	1X000000	XXXX0010		
3) To run the TSMS Program or the Data Link Driver program from the 27210 EPROM in Cheapernet Configuration	0X111111	XXXX0001		
4) To run the TSMS Program or the Data Link Driver program from the 27210 EPROM in Ethernet Configuration	oxooooo	XXXX0001		

5. Dip Switch SW2 programs the number of wait states for the 82586 (see Table 3).



WIRE WRAP SERVICES SUPPORTING WRAPID

AUGAT*** Interconnection Systems Division

40 Perry Avenue P.O. Box 1037 Attleboro, MA 02703 (617) 222-2202

100935 South Wilcrest Drive Houston, TX 77099 (713) 495-3100

Automation Delectronics Corporation

1650 Locust Avenue Bohemia, NY 11716 (516) 567-7007

dataCon, Inc.***

Eastern Division 60 Blanchard Road Burlington, MA 01803 (617) 273-5800

Mid-Western Division 502 Morse Avenue Schaumburg, IL 60193 (312) 529-7690

Western Division 20150 Sunburst Street Chatsworth, CA 91311-6280 (818) 700-0600

South-Western Division 1829 Monetary Lane Carrollton, TX 75006 (214) 245-6161

European Division In der Klinge 5 D-7100 Heilbronn, West Germany (01731) 217 12

DATAWRAP

37 Water Street Wakefield, MA 01880 (617) 938-8911

Elma/EMS A Division of Sandberg Industries

Berkshire Industrial Park Bethel, CT 06801 (203) 797-9711

1851 Reynolds Avenue Irvine, CA 92714 (714) 261-9473

3042 Scott Boulevard Santa Clara, CA 95054 (408) 970-8874

WRAPEX Corporation

96 Mill Street Woonsocket, RI 02895 (401) 769-3805

November 1985
*** WRAPID distributors

NOTE:

If your wire wrap service company is not listed here have them contact COMPION, Inc. WRAPID output specifications are provided free of charge to any interested wire wrap services.



APPENDIX B SOFTWARE LISTINGS—TSMS PROGRAM AND LANHIB INITIALIZATION ROUTINE



```
/*****************************
           /#
                             Traffic Simulator/Monitor Station Program
                                                                                         K: /
           /#
                             for 186/586 High Integration Board and iSBC 186/51
                                                                                         #/
           /#
                                                                                         41
           /#
                                                                                         #/
           /#
                             Ver. 1.0
                                                  December 17, 1984
                                                                                         */
           / #
           /#
                             Kiyoshi Nishide
                                                  Intel Corporation
                                                                                         #/
                                                                                         ¥ /
           /* This software can be conditionally compiled to work on the iSBC 186/51 or on the LANHIB. If 'set(SBC18651)' is added to the compiler call statement,
              this source program will be compiled for the iSBC18651.
1
           tems.
           do;
2
           declare main label public;
           /* literals */
           $IF SBC18651
           declare lit
                                 literally 'literally',
lit '1',
                   true
                                       lit '0',
                   false
                   forever
                                       lit 'while 1',
                   ISCP$LOC$LO
                                       lit 'OFFFOH'
                   ISCP$LOC$HI
                                       lit '0',
                   SCB$BASE$LO
                                       lit '0',
                   SCB$BASE$HI
                                       lit '0',
                   CA$PORT
                                       lit 'OCBH',
                   BOARD$ADDRESS$BASE lit 'OFOH',
                   INT$TYPE$586
                                       lit '20H',
                   INT$TYPE$TIMERO
                                       lit '30H',
                   INT$CTL$TIMERO
                                       lit 'OFF32H',
                   INT$7
                                       lit '27H',
                   PIC$MASK$130
                                       lit '0E2H'.
                   PIC$MASK$186
                                       lit 'OFF28H',
                   ENABLE$586
                                       lit 'OFEH',
                   ENABLE$586$186
                                       lit 'OEEH'
                   PICSEDI$130
                                       lit 'OEOH'
                   EDI$CMDO$130
                                       lit '60H',
                   EOI$CMD4$130
                                       lit '64H',
                   PICSECIS186
                                       lit 'OFF22H',
                   EDI$CMDO$186
                                       lit '0'.
                  PICSVTR$186
                                       lit 'OFF20H'
                                                                                      292010-31
```

Traffic Simulator/Monitor Station Program



```
lit 'OFF56H',
lit 'OFF50H',
        TIMERO$CTL
        TIMERO$COUNT
                              lit '0FF52H',
        MAX#COUNT#A
                              lit '0',
        CA
                              lit 'OCBH'
        ESI$PORT
        NO$LOOPBACK
                              lit '8',
        LOOPBACK
                              lit '0';
$ELSE
                       literally 'literally',
lit '1',
declare lit
        true
                              lit '0'.
        false
                              lit 'while 1',
         forever
        ISCP$LOC$LO
                              lit '03FF8H',
                              lit '0',
lit '0',
        ISCP$LOC$HI
        SCB$BASE$LO
        SCB$BASE$HI
                              lit '0',
        CA$PORT
                              lit '8000H',
        BOARD$ADDRESS$BASE lit '8180H',
        INT$TYPE$586
                              lit '12',
                              lit '8',
        INT$TYPE$TIMERO
                              lit 'OFF32H'
        INT$CTL$TIMERO
        PIC$MASK$186
                              lit 'OFF28H',
        ENABLE$586
                              lit 'OEFH',
                              lit 'OEEH'
        ENABLE$586$186
        PICSEOI$186
                              lit 'OFF22H',
                              lit '12',
lit '8',
        EDI$CMDO$186
        EDI$CMD4$186
        TIMERO$CTL
                              lit 'OFF56H',
        TIMERO$COUNT
                              lit 'OFF50H'
                              lit 'OFF52H'
        MAX$COUNT$A
                              lit '0'.
        CA
                              lit '8100H',
        ESI$PORT
                              lit '1'.
lit '0';
        NO$LOOPBACK
        LOOPBACK
SENDIE
$IF NOT SBC18651
/* System Configuration Pointer */
declare scp structure
        susbus bute,
        unused (5) byte,
        iscp$addr$lo word.
        iscp$addr$hi word
        at (OFFFF6H) data (0, 0, 0, 0, 0, ISCP$LOC$LO, ISCP$LOC$HI);
$ENDIF
/* Intermediate System Configuration Pointer */
                                                                                292010-32
```

Traffic Simulator/Monitor Station Program (Continued)



```
declare iscp$ptr pointer,
                       iscp based iscp$ptr structure
                                         /* set to 1 by CPU before its first CA to 586,
    cleared by 586 after reading info from it */
                       busu bute,
                                         /* unused */
                       unused byte,
                       scb$o word,
                                         /* offset of system control block */
                       scb$b (2) word /* base of system control block */
             /* System Control Block */
             declare scb structure
                                           /* cause(s) of interrupt, CU state, RU state */
                       status mord.
                      cmd word, /* int acks, CU cmd, RESET bit, RU cmd */
cbl$offset word, /* offset of first command block in CBL */
rpa$offset word, /* offset of first packet descriptor in RPA */
                       crc$errs word,
                                           /* crc error encounterd so far */
                       aln$errs word,
                                           /* alignment errors */
                       rsc$errs word,
                                           /* no resources */
                                          /* overrun errors */
                       o∨rn$errs word
             /* 82586 Action Commands */
             /* NOP */
7
             declare nop structure
                       status word,
                       cmd word,
                       link$offset word
                       ١.
             /* Individual Address Setup */
8
             declare ia$setup structure
                       status word,
                       cmd word,
                       link$offset word,
                       ia$address (6) byte
             /# Configure #/
             declare configure structure
                      status word,
                      cmd word,
                      link#offset word,
                      bute$cnt bute,
                      info (11) bute
                                                                                                      292010-33
```

Traffic Simulator/Monitor Station Program (Continued)



```
/* Multicast Address Setup */
            declare mc$setup structure
10
                    status word,
                    cmd word,
                    link$offset word,
                    mc$byte$count word,
                    mc$address (48) byte /* only 8 MC addresses are allowed */
                    );
            /* Transmit */
            /* This transmit command is made of one transmit buffer descriptor and one
               1518 bytes long buffer. */
11
    1
            declare transmit structure
                    status word,
                    cmd word,
                     link$offset word,
                    bd$offset word,
                    dest$adr (6) byte.
                     type word
            /* Transmit Buffer Descriptor */
            declare tbd structure
12
                     act$count word,
                     link$offset word,
                    adO word,
ad1 word
                     ١:
             /* Transmit Buffer */
13
             declare tx$buffer (1518) byte;
             /* TDR */
14
             declare tdr structure
                     status word,
                     cmd word,
                     link$offset word,
                     result word
             /* Diagnose */
15
             declare diagnose structure
    1
                                                                                         292010-34
```

Traffic Simulator/Monitor Station Program (Continued)



```
status word,
                      cmd word,
                      link$offset word
              /* Dump Status */
 16
             declare dump structure
                      status word,
                      cmd word,
                      link$offset word,
                      buff$ptr word
             /* Dump Area */
17
             declare dump$area (170) byte;
             /* Frame Descriptor */
             /* Receive frame area is made of 5 RFDs, 5 RBDs, and 5 1514 bytes long
                buffers. */
18
     1
             declare rfd (5) structure
                     status word,
                     el$s word,
                     link$offset word,
                     bd$offset word,
                     dest$adr (3) word,
                     src$adr (3) word,
                     type word
             /* Receive Buffer Descriptor */
19
             declare rbd (5) structure
                     act$count word.
                     next$bd$link word,
                     adO word,
                     ad1 word,
                     size word
            /* Receive Buffer */
            declare rbuf (5) structure
(buffer (1514) byte);
20
            /* global variables */
            declare status word,
21
                                                /* UART status */
                                                                                          292010-35
```

Traffic Simulator/Monitor Station Program (Continued)



```
actual word,
                                                  /* actual number of chars UART transferred */
                      c$buf (80) byte,
                                                  /* buffer for a line of chars */
/* number base switch */
                      dhex bute,
                      ch bute at (@c$buf),
                      char$count byte,
                      receive$count dword,
                                                  /* counter for received frames */
                      count dword,
                                                  /* counter for transmitted frames */
                      preamble word,
                                                  /* preamble length in word */
                      address$length byte,
                                                  /* address length in byte */
                      ad$loc byte,
                                                  /* address location control of 82586 */
                      crc bute,
                                                  /* crc length */
                      goback byte,
                                                  /* if set, go back to Continuous Mode */
                                                  /* reset flag */
                      reset byte,
                      delau word,
                                                  /* delay conunt for tranmission delay */
                      curschsoffset word,
                                                  /* offset of current command block */
                      current$frame byte,
                                                  /* offset of frame descriptor just used */
                      no$transmission byte,
                      stop$count dword,
                                                  /* transmit terminal frame count */
                      stop byte,
                      mc$count bute,
                      z bute,
                      y byte:
             /* external procedures */
             read: procedure (a, b, c, d, e) external;
23
     2
             declare (a, c) word,
                      (b, d, e) pointer;
24
     2
             end read;
25
             write: procedure (a, b, c, d) external;
26
     2
             declare (a, c) word,
                      (b, d) pointer;
27
     2
             end write;
28
             csts: procedure bute external;
29
     2
             end csts:
             /* utility procedures */
30
             offset: procedure (ptr) word;
             /* This procedure takes a pointer variable (selector:offset), caluculates an
                absolute address, subtracts the 82586 SCB offset from the absolute address, and then returns the result as an offset value for the 82586 \,*/\,
31
     2
             declare (ptr, ptr$loc) pointer,
                      base586 dword,
                      w based ptr$loc (2) word;
32
                 ptr$loc = @ptr;
     2
                 /* 82586 SCB Base Address (20-bit wide in this 186 based system) */
                                                                                              292010-36
```

Traffic Simulator/Monitor Station Program (Continued)



```
base586 = (shl(double (iscp. scb$b(1)), 16) and 000F0000H) + iscp. scb$b(0); return low((shl(double (w(1)), 4) + w(0)) - base586);
33
     2
34
     2
              end offset;
35
     2
              writeln: procedure (a, b, c, d);
     1
36
              /* This procedure writes a line and put a CR/LF at the end. */
              declare (a, c) word,
37
     2
                       (b, d) pointer;
                  call write(a, b, c, d);
call write(0, @(ODH, OAH), 2, @status);
39
40
              end writeln;
              cr$1f: procedure;
41
      1
              /* This procedure writes a CR/LF. */
                   call write (O, @(ODH, OAH), 2, @status);
42
              end cr$lf;
43
     2
44
              pause: procedure;
              /* This procedure breaks a program flow, and waits for a char to be typed. */
                  call write(0, @(ODH, OAH, 'Hit <CR> to countinue'), 23, @status); call read(1, @c$buf, 80, @actual, @status);
45
46
                  call cr$lf;
47
     2
      2
48
              end pause;
              skip: procedure byte;
49
              /* This procedure skips all leading blank characters and returns the first
                  non-blank character. */
              declare i byte;
50
     2
51
                   i = 0;
                   do while (c$buf(i) = ' ');
52
      2
                       i = i + 1;
53
      3
                   end;
54
      3
55
      2
                   return i;
              end skip;
56
57
              read$char: procedure byte;
      1
                                                                                                      292010-37
```

Traffic Simulator/Monitor Station Program (Continued)



```
/* This procedure reads a line and returns ther first non-blank character. */
58
     2
59
     2
                call read(1, @c$buf, 80, @actual, @status);
60
                 i = skip;
                return(c$buf(i));
61
62
     2
            end read$char;
            read$bit: procedure byte;
6.3
     1
            /* This procedure reads a bit and returns the value. */
64
     2
            declare b byte;
65
     2
                do forever;
                     b = read$char;
66
67
     3
                         if b = '1' then return 1;
69
     3
70
     3
                         if b = '0' then return 0;
71
                         call write(0, @(' Enter a 0 or 1 ==> '), 20, @status);
72
     3
73
            end read$bit;
     2
74
     1
            yes: procedure byte;
            /* This procedure reads a character and determines if it is a Y(y) or N(n). */
            declare b byte;
75
     2
76
                 do forever;
     3
                     b = read$char;
77
78
                     if (b = 'Y') or (b = 'y') then return true;
80
     3
81
                         if (b = 'N') or (b = 'n') then return false;
82
     3
                         call write(0, @(ODH, OAH, 'Enter a Y or N ==> '), 22, @status);
     3
83
                 end;
84
     2
             end yes;
85
             char$to$int: procedure (c) byte;
             /* This procedure converts a bute of ASCII integer to an integer. */
             declare c byte;
86
     2
                 if ('0' \leq= c) and (c \leq= '9') then return (c - 30H);
87
     2
89
90
     2
                     if('A' \leq c) and (c \leq r'F') then return (c - 37H);
91
                     P15P
                                                                                          292010-38
```

Traffic Simulator/Monitor Station Program (Continued)



```
if ('a' \leq= c) and (c \leq= 'f') then return (c - 57H);
 92
                           else return OFFH:
 93
      2
 94
      2
              end char$to$int;
              int$to$asci: procedure (value, base, ld, bufadr, width);
 95
      1
              /* This procedure converts an interger < OFFFFFFFH to an array of ASCII
                                         valure = integer to be converted,
                 Input variables are:
                                          base = number base to be used for conversion,
                                          ld = leading character to be filled in,
                                         bufadr = buffer address of the array,
                                         width = size of array. */
 96
              declare value dword,
                       bufadr pointer,
                       (i, j, base, ld, width) byte, chars based bufadr (1) byte;
 97
                  do i = 1 to width;
 98
      3
                       j = value mod base;
 99
                       if j < 10 then chars (width - i) = j + 30H; else chars (width - i) = j + 37H;
      3
101
      3
102
      3
                       value = value / base;
103
      3
                  end;
104
      2
105
      2
                  do while chars (i) = '0' and i < width -1;
                      chars (i) = ld;
      3
106
                       i = i + 1;
      3
107
108
      3
                   end:
109
                  char$count = width - i;
110
      2
              end int$to$asci;
111
              out$word: procedure (w$ptr, distance);
              /* An integer at (selector of w$ptr):(offset of w$ptr + distance) is printed
                 as a 4 digit hexadecimal number.
112
              declare chars(4) bute,
                       w$ptr pointer,
                       distance byte,
                       w based w$ptr (1) word;
                  call int$to$asci(w(distance), 16, '0', @chars(0), 4);
113
                  call write(O, @chars(O), 4, @status);
114
      2
115
      2
              end out$word:
              write$int: procedure(dw, t);
116
      1
              /* An integer (dw) is printed in hexadecimal (t = 1) or in decimal (t = 0). */
                                                                                              292010-39
```

Traffic Simulator/Monitor Station Program (Continued)

```
117
      2
              declare dw dword,
                      chars (10) byte.
                      t byte;
118
                  if t then
119
      3
120
                      call int$to$asci(dw, 16, 0, @chars(0), 8);
121
      3
                      call write(O, @chars(8-char$count), char$count, @status);
                  end;
      3
122
123
      2
                  else
                  doi
124
      3
                      call int$to$asci(dw, 10, 0, @chars(0), 10);
125
      3
                      call write(O, @chars(10-char$count), char$count, @status);
      3
                  end:
126
127
      2
             end write$int;
128
     1
             out$dec$hex: procedure(dw);
              /* This procedure prints an integer in decimal and hexadecimal. */
129
      2
              declare dw dword;
130
      2
                  call write$int(dw, O);
call write(O, @(' ('), 2, @status);
131
      2
132
                  call write$int(dw, 1);
                  call write(0, @('H)'), 2, @status);
133
      2
      2
              end out$dec$hex;
134
135
             write$offset: procedure(w$ptr);
              /* This procedure takes a pointer variable, converts it to a 82586 type offset,
                 and prints it in hexadecimal. */
              declare w$ptr pointer,
136
      2
                      w word:
137
      2
                  call write(0, @(' at '), 4, @status);
                  w = offset(w$ptr);
138
139
                  call out$word(@w, O);
call write(O, @(' ')
      2
                                      '), 2, @status);
140
      2
141
      2
              end write$offset;
              write$address: procedure (ptr);
142
              /* This procedure takes a pointer variable and prints it in the
                  'selector: offset' format. */
              declare (ptr. ptr$loc) pointer,
143
      2
                      w based ptr$loc (2) word;
144
                  ptr$loc = @ptr;
                                                                                            292010-40
```

Traffic Simulator/Monitor Station Program (Continued)



```
call out$word(@w(1), 0);
145
      2
                   call write(O, @(':'), 1, @status);
call out$word(@w(O), O);
146
      2
147
                   call write(0, @(' '), 1, @status);
148
149
      2
              end write$address;
              print$wds: procedure(w$ptr, no$words);
150
      1
              /# This procedure prints no$words number of words starting at w$ptr. */
              declare w$ptr pointer,
      2
151
                       (i, no$words) bute;
                   if no$words ⇔ 0 then
152
153
      2
                   doi
154
                       call cr$lf;
      3
                       do i = O to no$words - 1;
155
      3
                           call out$word(w$ptr, i);
156
      4
157
      4
                           if i = 0 then
158
                                call write$offset(w$ptr);
159
                           call cr$lf;
160
                       end;
                   end:
161
      3
162
      2
              end print$wds;
163
              print$str: procedure (str$ptr, len);
      1
              /* This procedure prints len number of bytes starting at str$ptr. */
144
      2
              declare (len, i) byte,
                       chars (2) byte,
                       str$ptr pointer.
                       str based str$ptr (1) byte;
165
                  if len <> 0 then
166
                   do i = 0 to (len - 1);
167
      3
                       call int$to$asci(str(i), 16, '0', @chars(0), 2);
                       call write(0, @chars(0), 2, @status);
call write(0, @(' '), 2, @status);
      3
168
169
      3
                   end:
170
      3
171
                   call cr$lf;
172
      2
              end orint$str;
173
              print$buff: procedure (ptr, cnt);
              /* This procedure prints cnt number of buffer contents starting at ptr. */
174
      2
              declare ptr pointer,
                       bt based ptr (1) byte,
                       (i, j) byte,
                       cnt word;
                                                                                              292010-41
```

Traffic Simulator/Monitor Station Program (Continued)



```
if cnt > 16 then
175
      2
176
      2
                  doi
                      i = shr(cnt, 4) - 1;
177
      3
                      do j = 0 to i;
178
      Э
                          call write$address(@bt(16*1));
179
      4
                          call print$str(20t(16*_J), 16);
if (_J = 20) or (_J = 40) or (_J = 60) or (_J = 80) then
180
      4
181
      4
182
                          call pause;
      4
                      end;
183
184
      3
                      i = i + 1:
                      if cnt-16*i <> O then call write$address(@bt(16*i));
185
      3
                      call print$str(@bt(16*i), cnt-16*i);
187
      3
188
      3
                  end;
187
      2
                  else
                  do:
                      call write$address(@bt(O));
190
      3
                      call print$str(@bt(O), cnt);
191
      3
192
      3
      2
             end print$buff;
193
             read$int: procedure (limit) dword;
194
              /* This procedure reads integer characters and forms an integer.
                                                                                   If the
                 integer is bigger than 'limit' or an overflow error is encounterred, then
                 an error message is printed.
              declare (wd, wh, limit) dword,
195
      2
                      (i, ), k, done, hex, dover, hover) byte;
196
                  do forever;
                      call read(1, @c$buf, 80, @actual, @status);
197
      3
198
      3
                      i, k = skip;
199
      3
                      hex, done, dover, hover = false;
                      wd, wh = O;
200
      3
                       j = char$to$int(c$buf(i));
201
      3
                      do while j <= 15;
if j > 9 then hex = true;
202
      3
      4
203
                           if not dover then
      4
205
                               if wd > 429496729 then dover = true;
else if (wd = 429496729) and (j > 5) then dover = true;
206
      4
208
      4
210
                           ud = ud*10 + j;
                           if not hover then if wh > OFFFFFFH then hover = true;
      4
211
                           wh = wh*16 + j;
214
       4
215
       4
                           i = i + 1
216
       4
                           j = char$to$int(c$buf(i));
217
                      218
      3
219
       3
220
       3
                       else
                       do;
                           if (c\$buf(i) = 'H') or (c\$buf(i) = 'h') then hex = true;
221
       4
223
                           if hex then
                                                                                           292010-42
```

Traffic Simulator/Monitor Station Program (Continued)



```
224
                            do;
225
       5
                                 if not hover and (wh <= limit) then return wh;
227
       5
                            end;
228
                            else
229
       4
                            if not dover and (wd <= limit) then return wd; call writeln(0, @(ODH, OAH, 'The number is too big.'), 25,
230
       Δ
                                                                                            (estatus);
231
       4
                            call write(0, @(' It has to be less than or equal to '), 36,
232
                            call out$dec$hex(limit);
                            call writeln(O, @('.'), 1, @status);
233
                        and:
234
235
       3
                        call write(0, @(' Enter a number ==> '), 20, @status);
236
       3
237
       2
               end read$int;
238
       1
               put$address: procedure(where);
               /* This procedure puts an address typed in hexadecimal to the specified
                  location 'where'. #/
239
      2
               declare where pointer,
                       (i, j, m, err) byte,
addr based where (1) byte;
240
                   do forever;
241
                       err = false;
242
       3
                        call read(1, @c$buf, 80, @actual, @status);
243
                       i = skip;
                       m = address$length;
do while (m <> 0) and not err;
244
       3
245
       3
246
       4
                            j = char$to$int(c$buf(i));
247
       4
                            if j = OFFH then err = true;
249
       4
                            else
                            do:
250
                                 addr(m-1) = shl(j, 4);
251
       5
                                 j = char$to$int(c$buf(i+1));
252
       5
                                 if j = OFFH then err = true;
254
       5
                                 else addr(m-1) = addr(m-1) or j
255
      5
                            end;
256
       4
                            i = i + 2;
257
       4
                            m = m - 1;
258
       4
                       end;
259
      3
                       if not err then
      3
260
                       do:
261
       4
                            m = c$buf(i);
262
       4
                            if (m = ODH) or (m = OAH) or (m = 'h') or (m = 'H') or (m = ' ')
263
      4
                                then return:
264
      4
                       end:
265
      3
                       call writeln(O, @(ODH, OAH, 'Illegal character'), 20, @status);
266
      3
                       call write(0, @('Enter an address in Hex ==> '), 29, @status);
267
      3
268
      2
              end put$address;
                                                                                                292010-43
```

Traffic Simulator/Monitor Station Program (Continued)

```
269
       1
               percent: procedure;
               /# This procedure calculates and prints a network percent load generated
                   by this station. The equation used in this procedure was obtained
                   from actual measurements. */
270
       2
               declare i word,
                        (j, k) dword,
                        pcent (3) byte;
271
                    j = (tbd.act$count and 3FFFH)*8;
                    if not ad$loc then k = (2*address$length + 2 + crc + preamble)*8;
272
       2
274
275
                    else k = (crc + preamble)*8;
if delay <> 0 then
               $IF NOT SBC18651
276
                    i = low((1000*(j + k))/(1805 + k + 5*double(delay) + j));
               SEI SE
                    i = low((1000*(j + k))/(2021 + k + 5*double(delay) + j));
               $END IF
277
       2
                    else
               $IF NOT SBC18651
                    i = low((1000*(j + k))/(1810 + k + j));
               $ELSE
                    i = low((1000*(j + k))/(2026 + k + j));
               SENDIE
278
                    call int$to$asci(i, 10, 0, @pcent(0), 3);
                   call write(0, @('.'), 1, @status);
call write(0, @('.'), 1, @status);
call write(0, @pcent(2), 1, @status);
call writeln(0, @('%'), 2, @status);
279
       5
280
281
       2
       2
282
283
       2
               end percent;
284
               print$network$addr: procedure (ptr);
               /* This station's address is printed with its least significant bit
                   in the most right position. */
               declare ptr pointer,
285
                        addr based ptr (1) byte,
                        char (6) byte.
                        i byte;
                                                                                                    292010-44
```

Traffic Simulator/Monitor Station Program (Continued)

```
do i = 1 to address$length;
286
                       char(i-1) = addr(address$length-i);
287
      3
288
                   call print$str(@char(O), address$length);
      2
289
              end print$network$addr;
290
      2
              print$parameters: procedure;
291
      1
              /* This procedure prints transmission parameters. */
292
      2
              declare w dword,
                       stgs (6) byte:
                   call write(0, @(' Destination Address: '), 22, @status);
293
                   if not ad$loc then
294
                       call print$network$addr(@transmit.dest$adr(0));
295
      2
      2
296
                       call print$network$addr(@tx$buffer(0));
                   if not ad$loc then
       2
297
                   w = (tbd.act$count and 3FFFH) + address$length * 2 + 2 + crc;
298
       2
                   else w = (tbd.act$count and 3FFFH) + crc;
299
                   call write(0, @('Frame Length: '), 15, @status);
call write$int(w, O);
300
301
       2
                   call writeln(O, @(' bytes'), 6, @status);
       2
302
                   call write(0, @(' Time Interval between Transmit Frames: '), 40, @status);
       2
303
                   if delay <> 0 then
       2
304
305
       2
                   do;
               $1F NOT SBC18651
306
       3
                        w = 1810 + (double(delay) - 1) * 5;
               SELSE
                        w = 2026 + (double(delay) - 1) * 5;
               SENDIE
                        call int$to$asci(w, 10, 0, @stgs, 6);
307
308
                        if w >= 10000 then
       3
309
                        do:
       3
                            call write(0, @stgs(0), 2, @status);
call write(0, @('.'), 1, @status);
call write(0, @stgs(2), 2, @status);
310
       4
311
       4
312
       4
                            call writeln(O, @('miliseconds'), 12, @status);
313
       4
                        end;
314
       4
315
       3
                        else
                        do;
       4
                            call write(0, @stgs(0), 5, @status);
316
                            call write(0, @('.'), 1, @status);
317
       4
                            call write(O, @stgs(5), 1, @status);
318
       4
                            call writeln(O, @(' microseconds'), 13, @status);
319
       4
320
321
       3
                   end;
       2
                   else
322
                                                                                                292010-45
```

Traffic Simulator/Monitor Station Program (Continued)

intəľ

```
$IF NOT SBC18651
                  call writeln(0, @(' 159.4 microseconds'), 19, @status);
             SEL SE
                  call writeln(0, @(' 172.8 microseconds'), 19, @status);
             SEND IF
323
      2
                  call write(O, @(' Network Percent Load generated by this station: '), 49,
                                                                                      @status);
324
      2
                  call percent;
                  call write(O, @(' Transmit Frame Terminal Count: '), 32, @status);
325
                  if stop then call write$int(stop$count, dhex);
326
328
      2
                      else call write(O, @('Not Defined'), 11, @status);
329
330
      2
             end print$parameters;
331
             print$scb: procedure;
              /* prints the SCB */
                  call writeln(O, @(ODH, OAH, '*** System Control Block ***'), 30, @status);
332
333
                  call print$wds(@scb. status, B);
334
      2
              end print$scb;
335
      1
             wait$scb: procedure;
              /* This procedure provids a wait loop for the SCB command word to
                 become cleared. */
336
      2
              declare i word;
337
                  i = 0;
338
                  do while (scb.cmd \Leftrightarrow 0) and (i < 8000H);
339
      3
                      i = i + 1;
      3
340
                  end;
341
                  if scb. cmd <> 0 then
      5
342
                      doi
343
                          call write(O, @(ODH, OAH, 'Wait Time = '), 15, @status);
344
      3
                          call write$int(i, 0);
      3
345
                          call cr$lf;
346
347
      2
              end wait$scb;
348
              start$timerO: procedure;
      1
              /* 80186 timerO is started. */
                                                                                          292010-46
```

Traffic Simulator/Monitor Station Program (Continued)



```
349
                  output(TIMERO$CTL) = OEOOOH;
      2
             end start$timerO;
350
      2
             isr: procedure interrupt INT$TYPE$586 reentrant;
351
             /* interrupt service routine for 82586 interrupt */
352
      2
             declare i byte;
                  /* Enable 82586 Interrupt */
             $IF SBC18651
                  output (PIC$EDI$130) = EDI$CMD0$130;
                  enable;
             $ELSE
                  output (PIC$EDI$186) = E0I$CMD0$186;
353
354
                  enable;
             $END IF
                  /* Frame Received Interrupt has the highest priority */
355
                  if (scb. status and 4000H) = 4000H then
356
               . do;
      3
357
                      disable;
                      scb. cmd = 4000H;
358
      3
359
      3
                      output (CA$PORT) = CA;
360
      3
                      call wait$scb;
361
                      if rfd(current$frame). status = OAOOOH then
      3
362
                      do;
363
                          receive$count = receive$count + 1;
                          current$frame = current$frame + 1;
364
      4
                          if current$frame = 5 then current$frame = 0;
365
      4
367
      4
                      end;
368
                      return;
369
      3
                  end;
      2
370
                  if (scb. status and 2000H) = 2000H then
371
                  do;
372
                      disable;
373
      3
                      scb. cmd = 2000H;
                      output(CA$PORT) = CA;
374
      3
375
      3
                      call wait$scb;
376
                      enable;
377
                      if (transmit. status and OAOOOH) = OAOOOH then
378
      3
                      do:
379
      4
                          count = count + 1;
380
      4
                          if (stop and (count = stop$count)) then return;
382
                          do;
                                                                                          292010-47
```

Traffic Simulator/Monitor Station Program (Continued)



```
383
      5
                               transmit.status = 0;
384
      5
                               if delay = 0 then
385
      5
                               do:
386
      6
                                   disable;
387
      6
                                    scb. cmd = 0100H;
388
                                   output(CA$PORT) = CA;
      6
389
      6
                                   call wait$scb;
390
      A
                                   return;
201
                               and:
      6
392
      5
                               else
                               doi
393
                                   call start$timerO;
      6
394
                                   return;
      ٨
395
                               end;
      6
                           end:
396
      5
397
      4
                      end;
398
                      if (transmit. status and 0020H) = 0020H then
      3
399
                      dos
400
      4
                           transmit.status = 0;
401
                           disable:
                           scb. cmd = 0100H;
402
      4
403
                           output (CA$PORT) = CA;
404
                           call wait$scb;
405
      4
                           return;
      4
                      end;
406
                      if (transmit. status and 0400H) = 0400H then
407
      3
408
      3
                      do;
                           call write(0, @(ODH, 'No Carrier Sense!', ODH), 20, @status);
409
      4
                           transmit. status = 0;
410
      4
411
                           disable:
                           scb. cmd = 0100H;
412
      4
                           output (CA$PORT) = CA;
413
      4
414
      4
                           call wait$scb;
      4
                           return;
415
      4
416
                      end:
                       if (transmit.status and 0200H) = 0200H then
417
      3
418
                       do;
      4
                           call write(0, @(ODH, 'Lost Clear to Send!', ODH), 22, @status);
419
      4
420
                           transmit.status = 0;
421
                           disable;
422
      4
                           scb. cmd = 0100H;
                           output (CA$PORT) = CA;
423
      4
424
      4
                           call wait$scb;
425
                           return;
      4
426
                       end:
427
      3
                       if (transmit.status and 0100H) = 0100H then
428
      3
                       do;
      4
                           call write(O, @(ODH, 'DMA Underrun!', ODH), 16, @status);
429
      4
430
                           transmit.status = 0;
431
                           disable;
432
      4
                           scb. cmd = 0100H;
433
      4
                           output (CA$PORT) = CA;
434
                           call wait$scb;
435
                           return;
      4
                      end;
436
437
      3
                  end;
438
                   if (scb. status and 8000H) = 8000H then
                                                                                             292010-48
```

Traffic Simulator/Monitor Station Program (Continued)



```
439
                  do;
                      disable;
440
      3
441
      3
                      scb. cmd = 8000H;
      3
                      output (CA$PORT) = CA;
442
                      call wait$scb;
443
444
      3
                  end:
                  if (scb. status and 1000H) = 1000H then
445
      2
446
      2
                  qo:
447
      3
                      disable;
448
      3
                      scb. cmd = 1000H;
449
      3
                      output (CA$PORT) = CA;
                      call wait$scb;
450
      3
                      call write(O, @(ODH, ' Receive Unit became not ready.', ODH), 33,
451
      3
                                                                                   @status);
452
      3
                  end;
453
                  if reset then
454
                  do;
      2
455
      3
                      if iscp. busy then
456
      3
                      do;
                          call writeln(O, @(ODH, OAH, 'Reset failed.'), 16, @status);
457
      4
458
      4
                           disable;
                           scb. cmd = 0080H;
459
      4
460
                          output (CA$PORT) = CA;
461
                          call wait$scb;
462
                          output (CA$PORT) = CA;
      4
                          call writeln(0, @(' Software Reset Executed!'), 25, @status);
463
                      end:
464
      4
465
      3
                      else reset = false;
466
      3
                  end:
467
      2
              end isr;
468
              tx$isr: procedure interrupt INT$TYPE$TIMERO;
              /* interrupt survice routine for 80186 timer interrupt*/
469
                  scb. cmd = 0100H;
                  output(CASPORT) = CA;
470
471
                  call wait$scb;
              $IF SBC18651
                  output(PIC$EOI$130) = EOI$CMD4$130;
                  output(PIC$E0I$186) = E0I$CMD0$186;
              SEI SE
472
      2
                  output(PIC$EOI$186) = EOI$CMD4$186;
              $ENDIF
473
      2
              end tx#isr;
                                                                                            292010-49
```

Traffic Simulator/Monitor Station Program (Continued)



```
$IF SBC18651
             isr$7: procedure interrupt INT$7;
             /* The 80130 generates an interrupt 7 if the original interrupt is not
                active any more when the first interrupt acknowledge is received. */
                 call write(0, @(ODH, 'Interrupt 7', ODH), 13, @status);
             end isr$7;
             $FND IF
474
             read$bute: procedure (k) bute;
475
             derlare k word:
     2
476
                 call write(0, @(ODH, OAH, 'Enter bute '), 14, @status);
477
                 call out$dec$hex(k);
478
                 call write(0, @(' ==> '), 5, @status);
479
      2
                 return read$int(OFFH);
480
      2
             end read$bute:
481
             init$186$timerO: procedure;
             /* This procedure initializes the 80186 timer 0. */
482
      2
             declare i byte;
             $IF SBC18651
                 output(INT$CTL$TIMERO) = 8;
                 call write(0, @(ODH, OAH, 'Enter a delay count ==> '), 27, @status);
                 delay = read$int(OFFFFH);
                 if (delay < 100) and (delay <> 0) then
                 doi
                     call cr$lf;
                     call cr$lf;
                     call loop$char(35, '*');
                     call write(0, @('WARNING'), 9, @status);
                     call loop$char(35, '*');
                     call writeln(0, @(ODH, OAH, 'A delay count between 0 and 100 may be very ',
                              'dangerous when this station starts'), 80, @status);
                     call writeln(O, @('to receive many frames separated only by the ',
                              'IFS period (9.6 microseconds).'), 75, @status);
                     call writeln(0, @('If this station never receives a frame, then ',
                                      'ignore this warning.'), 65, @status);
                     call loop$char(79,
                 end;
                 output(MAX$COUNT$A) = delau;
                 call cr$lf;
                 output(PIC$MASK$186) = 3EH;
                                                                                       292010-50
```

Traffic Simulator/Monitor Station Program (Continued)



```
$E1SE
                  output(INT$CTL$TIMERO) = OCH;
493
      5 5
484
                  call write(0, @(ODH, OAH, 'Enter a delay count ==> '), 27, @status);
                  delay = read$int(OFFFFH);
485
                  output(MAX$COUNT$A) = delay;
486
      2
487
                  call cr$lf;
488
                  output(PIC$MASK$186) = ENABLE$586$186;
             $END IF
489
      2
             end init$186$timerO;
490
             setup$ia$parameters: procedure;
491
      2
             declare i byte;
492
      2
                 call write(O, @(ODH, OAH, 'Configure the 586 with the prewired', 'board address ==> '), 57, @status);
493
      2
494
                 do i = 0 to address$length - 1;
495
      3
                     ia$setup.ia$address(i) = input(BOARD$ADDRESS$BASE + 10 - 2 * i);
496
                 end:
      3
497
      2
                 else
498
      3
                     call write(0, @(ODH, OAH, 'Enter this station''s address',
                                                           ' in Hex ==> '),43, @status);
499
      3
                     call put$address(@ia$setup.ia$address(O));
500
      Э
                 shee
501
      2
             end setup$ia$parameters;
502
             setup$mc$parameters: procedure;
503
      5
             declare (j. k. done) byte;
504
                 J = 0;
      2
                 call writeln(0, @(ODH, OAH, 'You can enter up to 8 Multicast Addresses.'),
505
                                                                               45, @status);
506
      2
                 done = false;
                 507
      2
                 do while not done;
508
      2
509
      3
                     if yes then
510
      3
                     do;
511
      4
                         k = j * address$length;
j = j + 1;
512
      4
                         call cr$lf;
513
514
      4
                         if j = 9 then
515
      4
516
      5
                             call write(O, @(' You already entered 8 Multicast addresses.'),
                                                                        43, @status);
517
      5
                             done = true;
518
      5
                         end;
519
      4
                         else
                         do;
520
      5
                             call write(0, @(' Enter a Multicast Address ==> '), 31, @status);
                                                                                        292010-51
```

Traffic Simulator/Monitor Station Program (Continued)

```
521
      5
                              call put$address(@mc$setup.mc$address(k));
                              call write(O, @(ODH, OAH, 'More Multicast Addresses?',
522
      5
                                                              (Y or N) ==> '), 42, @status);
523
                         end:
524
                      end:
525
      7
                      else done = true;
526
      3
                  end:
527
                  if j = 9 then j = j - 1;
                 mc$count = address$length * j;
529
      5
530
                 mc$setup.mc$byte$count = mc$count;
531
                  call write(O, @(ODH, OAH, 'You entered '), 15, @status);
532
      2
                  call write$int(j, 0);
533
                  call writeln(0, @('Multicast Address(es),'), 23, @status);
      2
534
             end setup$mc$parameters;
535
             setup$configure$parameters: procedure;
536
      2
             declare (k, j) bute;
537
      2
                  configure.byte$cnt = 11;
538
      2
                  configure.info(0) = B;
539
      2
                  configure.info(1) = 0;
540
      2
                  configure.info(2) = 26H;
541
      2
                 configure. info(3) = 0;
542
      2
                  configure.info(4) = 96;
543
      2
                  configure. info(5) = 0;
544
      2
                  configure.info(6) = OF2H;
545
      2
                  configure. info(7) = 0;
546
                 configure.info(8) = 0;
547
                  configure.info(9) = 64;
548
      2
                  J = 0;
549
      2
                  call write(O, @(ODH, OAH, 'Configure command is set up for default',
                      ' values.', ODH, OAH, ' Do you want to change any bytes?',

' (Y or N) ==> '), 99, @status);
550
      2
                  do while yes;
551
      3
                      do while j = O:
552
      4
                          call write(0, @(ODH, OAH, 'Enter byte number (1 - 11) ==> '), 34,
                                                                                      Octatus):
553
                          i = readsint(11):
                          if j = 0 then
554
      4
555
                          call write(0, @(ODH, OAH, ' Illegal byte number'), 22, @status);
      4
556
557
      3
                      if j = 1 then configure.byte$cnt = read$byte(j);
559
                          else configure.info(j - 2) = read$byte(j);
560
      3
                      ı = 0:
561
      3
                      call write(0, @(ODH, OAH, 'Any more bytes? (Y or N) ==> '), 3≥,
                                                                                      (estatus):
562
563
                  preamble = shl(1, shr((configure.info(2) and 30H), 4)+1);
564
      2
                  address$length = configure.info(2) and O7H;
565
      2
                  if address$length = 7 then address$length = 0;
567
                  ad$loc = shr((configure.info(2) and OBH), 3);
568
      2
                  if shr((configure.info(7) and 20H), 5) then crc = 2; else crc = 4;
571
                  if shr((configure.info(7) and 10H), 4) then crc = 0;
573
      2
             end setup$configure$parameters;
                                                                                          292010-52
```

Traffic Simulator/Monitor Station Program (Continued)

```
setup$tx$parameters: procedure;
574
575
             declare (size, i) word;
576
                     nostransmission = false;
577
                     transmit bd$offset = offset (@tbd.act$count);
57R
      3
579
      3
                     if not ad$loc then
580
      3
                     do:
                         call write(O, @(ODH, OAH,
581
                             'Enter a destination address in Hex ==> '), 42, @status);
                         call put$address(@transmit.dest$adr(O));
582
      4
                     and:
507
                     584
      3
585
      3
                     call cr$lf;
586
      3
                     if not ad$loc then
587
                     doi
      3
                         call write(0, @(ODH, OAH, 'Enter TYPE ==> '), 18, @status);
588
      Δ
                         transmit.type = read$int(OFFFFH);
589
      Δ
                     end;
590
      4
                     call writeln(O, @(ODH, OAH, 'How many bytes of transmit data?'), 35,
591
      3
                                                                                  (estatus);
                     call write(0, @(' Enter a number ==> '), 20, @status);
592
      3
                     size = read$int(1518);
593
      3
594
      3
                     tbd.act$count = size or 8000H;
595
                     if size <> 0 then
      3
596
      3
                     do:
                         tbd.link$offset = OFFFFH;
597
      4
                         tbd. adO = offset (@tx$buffer(O));
598
      4
599
      4
                         tbd. ad1 = 0;
600
                         do i = 0 to 1517;
601
      5
                             tx$buffer(i) = i;
602
                         end:
      5
603
                         call writeln(0,
                         @(ODH, OAH, 'Transmit Data is continuous numbers (0, 1, 2, 3, ',
                                                                   ...)'), 57, @status);
                         call write(0, @(' Change any data bytes? (Y or N) ==> '), 37,
604
      4
                                                                                 @status);
605
                             call write(0, @(ODH, OAH, 'Enter a bute number ==> '),
606
      5
                                                                             27. @status);
407
      5
                             i = read$int(size);
                             call write(O, @(ODH, OAH, 'Bute '), 8, @status);
608
     . 5
609
                             call out$dec$hex(i);
610
      5
                             call write(0, @('currently contains '), 20, @status);
411
                             call out$dec$hex(tx$buffer(i));
                             call write(0, @('.'), 1, @status);
612
      5
613
      5
                             tx$buffer(i) = read$byte(i);
                             call write(0, @(ODH, OAH, 'Any more bytes? (Y or N) ==> '),
614
                                                                             32. @status);
615
                         end;
                    end:
616
617
     3
                     else
                     transmit.bd$offset = OFFFFH;
618
                    call cr$1f;
                                                                                      292010-53
```

Traffic Simulator/Monitor Station Program (Continued)



```
619
                     call init$186$timerO;
620
      3
                     call write(0, @(ODH, OAH, ' Setup a transmit terminal count?',
                                                             (Y or N) ==> '), 49, @status);
621
      3
                     if yes then
622
      3
                     do:
623
      4
                          stop = true;
624
      4
                          call write (O, @(ODH, OAH, 'Enter a transmit',
                                                       ' terminal count ==> '), 39, @status);
625
                         stop$count = read$int(OFFFFFFFH);
626
      4
                     end:
627
      3
                     else stop = false;
628
      3
                     call cr$1f;
629
      3
                     call cr$lf;
630
      3
                     call print$parameters;
                     call write(0, @(ODH, OAH, ' Good enough? (Y or N) ==> '), 29,
631
      3
                                                                                    @status);
632
                     if yes then return;
      3
634
      3
                 end;
635
      2
             end setup$tx$parameters;
636
             loop$char: procedure (i, j);
             declare (i, j, k) byte;
637
      2
638
      2
                 do k = 1 to i;
                     call write(0, @j, 1, @status);
639
640
      3
641
      2
             end loop$char;
642
      1
             init: procedure;
643
      2
             declare i byte;
644
      2
                 call cr$1f;
645
                 call loop$char(13, OAH);
646
                 call loop$char(15, ' ');
647
      2
                 call writeln(0, @('TRAFFIC SIMULATOR AND MONITOR',
                                                   ' STATION PROGRAM '), 46, @status);
648
      2
                 call loop$char(7, OAH);
649
                 call writeln(0, @(ODH, OAH, ' Initialization begun'), 23, @status);
650
                 call cr$lf;
      5
651
      2
                 reset = true;
                 cur$cb$offset = OFFFFH;
652
      5
653
      2
                 output(ESI$PORT) = NO$LOOPBACK;
654
                 output(ESI$PORT) = LOOPBACK;
      2
                 dhex = false;
655
      2
                 /* set up interrupt logic */
656
                 call set$interrupt(INT$TYPE$586, isr);
657
                 call set$interrupt(INT$TYPE$TIMERO, tx$isr);
             $IF SBC18651
                                                                                         292010-54
```

Traffic Simulator/Monitor Station Program (Continued)

```
call set$interrupt(INT$7, isr7);
                  output (PIC$MASK$130) = ENABLE$586$186;
                  output (PIC$EOI$130) = EOI$CMDO$130;
                  output (PIC$EOI$130) = EOI$CMD4$130;
                  output (PIC$EOI$186) = EOI$CMDO$186;
                  output (PIC$VTR$186) = 30H;
             $ELSE
658
                  output (PIC$EOI$186) = EOI$CMDO$186;
                  output (PIC$EOI$186) = EOI$CMD4$186;
459
660
                  output (PIC$MASK$186) = ENABLE$586;
             $FNDIF
                 /# locate isco #/
      2
                  iscp$ptr = ISCP$LOC$LO;
441
                  /* set up fields in ISCP */
662
                 iscp.busy = 1;
      2
                  iscp. scb$b(O) = SCB$BASE$LO;
443
      2
                  iscp. scb$b(1) = SCB$BASE$HI;
664
665
      2
                 iscp. scb$o = offset (@scb. status);
                 /* set up SCB */
      2
666
                 scb. status = 0;
667
      2
                 scb. cbl$offset = offset (@diagnose. status);
668
      2
                  scb.rpa$offset = offset (@rfd(O).status);
669
                 scb.crc$errs = 0;
      2
670
                 scb.aln$errs = 0;
      2
671
                 scb.rsc$errs = 0;
672
      2
                 scb. ovrn$errs = 0;
                 /* set up Diagnose command */
673
      2
                 diagnose. status = 0;
674
                 diagnose.cmd = 7;
675
      2
                 diagnose. link$offset = offset (@configure. status);
                 /* set up CONFIGURE command */
676
      2
                 configure.status = 0;
677
      2
                 configure.cmd = 2;
678
                 configure.link$offset = offset (@ia$setup.status);;
680
      2
                 call setup$configure$parameters;
                 /* set up IA command */
681
      2
                 ia$setup.status = 0;
682
      2
                 ia$setup.cmd = 1;
483
      2
                 ia$setup.link$offset = offset (@mc$setup.status);
      2
684
                 call setup$ia$parameters;
                                                                                         292010-55
```

Traffic Simulator/Monitor Station Program (Continued)

```
/* set up MC command */
                  mc$setup.status = 0;
685
                  mc$setup.cmd = 8003H;
686
      2
                  mc$setup.link$offset = OFFFFH;
687
      2
688
                  call setup$mc$parameters;
                  /* set up one transmit cb linked to itself */
                  transmit.status = 0;
689
                  call writeln(O, @(ODH, OAH, ' Would you like to transmit?'), 30, @status);
call write(O, @(' Enter a Y or N ==> '), 20, @status);
690
691
      2
      2
692
                  if yes then
693
      2
                  doi
694
      3
                       transmit.cmd = 8004H;
                       transmit.link$offset = OFFFFH;
695
      3
                       transmit.bd$offset = offset (@tbd.act$count);
696
      3
                       call setup$tx$parameters;
697
698
      3
                  end;
699
                  else no$transmission = true;
                  /* initialize receive packet area */
700
                  do i = 0 to 3;
701
                      rfd(i).status = 0;
702
      3
                       rfd(i).el$s = 0;
703
      3
                       rfd(i), link$offset = offset (@rfd(i+1), status);
                       rfd(i).bd$offset = OFFFFH;
704
      3
                       rbd(i).act$count = 0;
705
      3
      3
                       rbd(i).next$bd$link = offset (@rbd(i+1).act$count);
706
707
      3
                       rbd(i).adO = offset (@rbuf(i).buffer(O));
                       rbd(i).ad1 = 0;
708
      3
709
      3
                       rbd(i) size = 1500;
710
      3
                   end;
711
                  rfd(O), bd$offset = offset (@rbd(O), act$count);
      2
       5
                  rfd(4). status = 0;
712
                   rfd(4).el$s = 0;
713
       2
                   rfd(4).link$offset = offset (@rfd(0).status);
714
       2
715
       2
                   rfd(4), bd$offset = OFFFFH;
716
       2
                   rbd(4).act$count = 0;
                   rbd(4).next$bd$link = offset (@rbd(0).act$count);
       2
717
                   rbd(4).adO = offset (@rbuf(4).buffer(O));
       2
718
719
                   rbd(4).ad1 = 0;
720
                   rbd(4). size = 1500;
                   /* initialize counters */
                   count = 0;
721
       2
                   receive$count = 0;
722
       2
                   current$frame = 0:
723
                   /* issue the first CA */
                                                                                              292010-56
```

Traffic Simulator/Monitor Station Program (Continued)

```
724
       2
                  output(CA$PORT) = CA;
725
       2
              end init;
724
       1
              print$help: procedure;
727
                  call writeln(0, @(ODH, OAH, 'Commands are:'), 16, @status);
                  call writeln(O, @(ODH, OAH, 'S - Setup CB
728
                                                                           D - Display RFD/CB'),
                                                                                   45, @status);
729
                  call writeln(0, @('P - Print SCB
      2
                                                                 C - SCB Control CMD'), 44,
                                                                                       @status);
730
      2
                  call writeln(0, @('L - ESI Loopback On
                                                                 N - ESI Loopback Off'), 45,
                                                                                       (status);
731
                  call writeln(0, @('A - Toggle Number Base'), 23,
      2
                                                                                       (estatus):
732
                  call writeln(0, @(' Z - Clear Tx Frame Counter'), 27, @status),
                  call writeln(0, @(' Y - Clear Rx Frame Counter'), 27, @status);
733
                  call writeln(O, @('E - Exit to Continuous Mode'), 28, @status),
734
      2
735
      2
             end orintshelm:
              enter$scb$cmd: procedure;
736
737
              declare i bute;
              /* enter a command into the SCB */
738
                  call cr$1f;
739
      2
                  if scb.cmd <> 0 then
740
      2
                  do:
741
                      call writeln(0, @(' SCB command word is not cleared'), 32, @status);
      3
                      call write(0, @(' Try a Channel Attention? (Y or N) ==> '),
742
      3
                                                                                    39, @status);
743
      3
                      if yes then
744
      3
                      do:
745
      4
                          output(CA$PORT) = CA;
746
      4
                          call writeln(0, @(' Issued channel attention'), 25, @status);
747
                          call cr$1f;
748
      4
                          return;
749
      4
750
      3
                  end;
751
      2
                 call write(0, @(' Do you want to enter any SCB commands? (Y or N) ==> '),
                                                                             53, @status);
752
      2
                  if not yes then return;
754
      2
                  call write(0, @(ODH, OAH, 'Enter CUC ==> '), 17, @status);
755
      2
                  i = read \$ int(4);
756
      2
                  scb.cmd = scb.cmd or shl(double(i), 8);
757
      2
                 if i = 1 then scb.cbl$offset = cur$cb$offset;
759
      2
                 call write(0, @(ODH, OAH, 'Enter RES bit ==> '), 21, @status);
760
      2
                  i = read$bit;
                 scb.cmd = scb.cmd or shl(i, 7);
call write(0, @(ODH, OAH, 'Enter RUC ==> '), 17, @status);
761
762
      2
763
                  i = read$int(4);
764
                  scb.cmd = scb.cmd or shl(i, 4);
                                                                                          292010-57
```

Traffic Simulator/Monitor Station Program (Continued)



```
765
      2
                  if (((scb.cbl\$offset = offset (@transmit.status))
                      and ((scb. cmd and 0100H) = 0100H)) or ((scb. cmd and 0010H) = 0(10H))
                      and not ((scb.cmd and OO8OH) = OO8OH)
766
                      then goback = 1;
767
                  call writeln(O, @(ODH, OAH, ' Issued Channel Attention'), 27, @status);
768
                  call cr$1f;
769
                  output(CA$PORT) = CA;
770
      2
             end enter$scb$cmd;
771
      1
             print$type$help: procedure;
772
                  call writeln(O, @(ODH, OAH, OAH, 'Command block type:'), 22, @status);
773
      2
                  call writeln(0, @('N - Nop
                                                              I - IA Setup'), 35, @status);
                                                              M - MA Setup'), 35, @status);
774
      2
                  call writeln(O, @('C - Configure
                  call writeln(O, @('T - Transmit
775
                                                              R - TDR'), 30, @status);
                  call writeln(O, @('D - Diagnose
      2
776
                                                              S - Dump Status'), 38, @status);
777
      5
                  call writeln(0, @(' H - Print this message'), 23, @status);
778
      2
             end print$type$help;
779
              setup$cb: procedure;
780
      2
              declare (t, valid) byte;
781
                  valid = false;
                  do while not valid;
782
      2
783
      3
                      call write(O, @(ODH, OAH, 'Enter command block type (H for',
                                                            ' help) ==> '), 45, @status);
784
                      t = read$char;
785
      3
                      if (t <> 'H') and (t <> 'h') and (t <> 'T') and (t <> 't') and
                         (t \circlearrowleft 'I') and (t \circlearrowleft 'i') and (t \circlearrowleft 'M') and (t \circlearrowleft 'm') and
                         (t \langle \rangle 'S') and (t \langle \rangle 's') then
786
                      call write(0, @(ODH, OAH, 'Illegal command block type'), 29,
      3
                                                                                     (estatus);
787
                      if (t = 'H') or (t = 'h') then call print$type$help;
788
789
      3
                      else valid = true;
790
      3
                  end;
791
      5
                  if (t = 'N') or (t = 'n') then
792
                  do;
793
      3
                      cur$cb$offset = offset (@nop. status);
794
      3
                      nop. status = 0;
795
      3
                      nop. cmd = 8000H;
796
      3
                      nop. link$offset = OFFFFH;
797
      3
                  end:
798
      2
                  if (t = 'I') or (t = 'i') then
799
      2
                  do;
800
      3
                      cur$cb$offset = offset (@ia$setup.status);
801
      3
                      ia$setup.status = 0;
                      ia$setup.cmd = 8001H;
802
      3
803
                      ia$setup.link$offset = OFFFFH;
804
                      call setup$ia$parameters;
805
                 end:
                                                                                         292010-58
```

Traffic Simulator/Monitor Station Program (Continued)



```
806
      2
                  if (t = 'C') or (t = 'c') then
807
      2
                  do;
                      curscbsoffset = offset (@configure.status);
808
      3
809
      3
                       configure. status = 0;
                       configure.cmd = 8002H;
810
      3
                      configure.link$offset = OFFFFH;
811
      3
812
      3
                      call setup$configure$parameters;
813
      3
                  end;
814
      2
                  if (t = 'M') or (t = 'm') then
815
      2
                  do;
                      curscbsoffset = offset (@mcssetup.status);
816
817
      3
                      mc$setup.status = 0;
                      mc$setup.cmd = 8003H;
818
      3
                      mc$setup.link$offset = OFFFFH;
819
      3
820
      3
                      call setup$mc$parameters;
821
      3
                  end;
822
      2
                  if (t = 'T') or (t = 't') then
      2
823
                  doi
                      cur$cb$offset = offset (@transmit.status);
824
      3
825
      3
                       transmit.status = 0;
      3
                       transmit.cmd = 8004H;
826
                       transmit.link$offset = OFFFFH;
827
      3
                      call setup$tx$parameters;
929
      3
829
      3
                  end;
830
      2
                  if (t = 'R') or (t = 'r') then
831
                  do;
      3
                      curscbsoffset = offset (@tdr.status);
832
                       tdr. status = 0;
tdr. cmd = 8005H;
833
      3
834
      3
                       tdr.link$offset = OFFFFH;
      3
835
836
      3
                       tdr.result = 0;
837
      3
                  end;
838
      2
                  if (t = 'S') or (t = 's') then
      2
839
                  do:
                      cur$cb$offset = offset (@dump.status);
840
      3
                      dump. status = 0;
841
      3
842
      3
                       dump.cmd = 8006H;
843
      3
                      dump. link$offset = OFFFFH;
      3
                      dump.buff$ptr = offset (@dump$area(O));
844
      3
845
                  end:
      2
                  if (t = 'D') or (t = 'd') then
846
847
      2
                  do;
848
      3
                      cur$cb$offset = offset (@diagnose.status);
849
      3
                      diagnose. status = 0;
850
      3
                      diagnose.cmd = 8007H;
                      diagnose.link$offset = OFFFFH;
851
      3
                  end:
852
      3
853
      2
             end setup$cb;
854
              display$command$block: procedure;
855
      2
              declare (i, j) byte,
                      wh pointer,
                      sel selector,
                      w word;
                                                                                            292010-59
```

Traffic Simulator/Monitor Station Program (Continued)



```
856
                  call cr$1f;
857
                  if cur*cb*offset = OFFFFH then
858
      2
                      call write(O, @(' No Command Block to display'), 28, @status);
859
                  if cur$cb$offset = offset (@nop. status) then
860
      2
                  do:
861
      3
                      call write(0, @('---NDP Command Block---'), 23, @status);
862
      3
                      call print$wds(@nop.status, 3);
863
      3
                  end;
864
      2
                  if cur$cb$offset = offset (@tdr.status) then
      2
865
                  do;
866
      3
                      call write(0, @('---TDR Command Block---'), 23, @status);
867
      3
                      call print$wds(@tdr.status, 4);
868
      3
                  end;
869
      2
                  if cur$cb$offset = offset (@diagnose.status) then
      5
870
                  do;
871
      3
                      call write(0, @('---Diagnose Command Block---'), 28, @status);
      3
                      call print$wds(@diagnose.status, 3);
872
873
      3
                  end;
874
      2
                  if cur$cb$offset = offset (@transmit.status) then
875
      2
876
      3
                      call write(O, @('---Transmit Command Block---'), 28, @status);
877
      3
                      if not address$length then i = address$length;
879
      3
                      else i = address$length + 1;
880
      3
                      if ad$loc then call print$wds(@transmit.status, 4);
882
      3
                      else call print$wds(@transmit.status, i/2+1);
883
      3
                      call cr$1f;
884
      3
                      call cr$1f;
                      if transmit.bd$offset <> OFFFFH then
885
      3
886
      3
                      do;
887
      4
                          call write(0, @('---Transmit Buffer Descriptor---'), 33, @status);
888
                          call print$wds(@tbd.act$count, 4);
      4
889
                          call write(O, @(ODH, OAH, OAH,
                               ' Display the transmit buffer? (Y or N) ==> '), 46, @status);
890
      4
                          if yes then
891
      4
                          do:
892
      5
                              call cr$1f;
                              call writeln(O, @(' Transmit Buffer: '), 17, @status);
893
      5
894
      5
                              w = tbd.act$count and 3FFFH;
895
      5
                              call print$buff(@tx$buffer(O), ω);
896
      5
                          end;
897
      4
                      end;
                  end:
898
      3
      2
899
                  if cur$cb$offset = offset (@ia$setup, status) then
900
      2
                  do;
      3
901
                      call write(O, @('---IA Setup Command Block---'), 28, @status);
902
      3
                      call print$wds(@ia$setup.status, 6);
903
      3
                  end;
904
      2
                  if cur$cb$offset = offset (@configure.status) then
905
      2
                  do:
906
                      call write(0, @('---Configure Command Block---'), 29, @status);
907
      3
                      call print$wds(@configure.status, 9);
908
      3
                  end;
909
      2
                  if cur$cb$offset = offset (@mc$setup.status) then
910
                  do;
                      call write(0, @('---MC Setup Command Block---'), 28, @status);
911
912
                      i = 4 + mc\$count/2;
                                                                                          292010-60
```

Traffic Simulator/Monitor Station Program (Continued)

```
913
       3
                       if mc$count > 24 then
914
       3
915
                                call print$wds(@mc$setup.status, 16);
       4
916
                               call pause;
i = i - 16;
       Δ
917
       4
918
      4
                               call print$wds(@mc$setup.mc$address(8), i);
                           end;
919
      4
920
      3
                       else call print$wds(@mc$setup.status, i);
921
      3
922
      2
                  if cur$cb$offset = offset (@dump.status) then
923
      ž
                  do:
                       call write(O, @('---Dump Status Command Block---'), 31, @status);
924
      3
                       call print$wds(@dump.status, 4);
925
      3
926
      3
                       if dump. status = OAOOOH then
927
      3
                       d.o.;
                           call writeln(O, @(ODH, OAH, 'Dump Status Results'), 22, @status)
928
      4
                           call write$offset(@dump$area(O));
929
      4
930
      4
                           call cr$lf;
931
      4
                           do i = 0 to 9;
932
      5
                               call print$str(@dump$area(16*i), 16);
933
      5
934
      4
                           call print$str(@dump$area(160), 10);
                           call cr$1f;
935
      4
                      end;
936
937
      3
                  and:
938
      2
              end display$command$block;
939
      1
              display$receive$area: procedure;
              declare (i, k, j, 1) byte, chars(4) byte;
940
      2
941
      2
                  call writeln(0, @(ODH, OAH, 'Frame Descriptors:'), 21, @status);
942
      2
                  if ad$loc then
943
944
      3
                      call writeln(O, @(ODH, OAH, 'DA, SA, and TYPE are in buffer.', ODH,
                                                                            OAH), 36, @status);
945
                      J = 3;
      3
946
      3
                  end;
947
      2
                  else j = address$length + 4;
                  do k = O to j;
do i = O to 4;
948
      2
949
      3
950
      4
                           call out$word(@rfd(i).status, k);
951
      4
                           if k = 0 then call write$offset(@rfd(i).status);
953
      4
                               else call loop$char(10, ' ');
954
      4
                      end:
955
      3
                      call cr$lf;
956
      3
                  end;
957
      2
                  call writeln(O, @(ODH, OAH, OAH, ' Receive Buffer Descriptors: '), 3),
                                                                                        @status);
                  do k = 0 to 4;
958
      2
959
      3
                      do i = 0 to 4;
960
      4
                           call out$word(@rbd(i).act$count, k);
961
      4
                           if k = 0 then call write$offset(@rbd(i).act$count);
963
                               else call loop$char(10, ' ');
964
      4
                      end;
                                                                                             292010-61
```

Traffic Simulator/Monitor Station Program (Continued)

```
965
                             call cr$lf;
 966
                        endi
 967
         2
                        call write(0, @(ODH, OAH, OAH, ' Display the receive',
                                                              ' buffers? (Y or N) ==> '), 46, @status);
 918
                        if not yes then return;
 970
                        call writeln(O, @(ODH, OAH, ' Receive Buffers.'), 19, @status);
 971
                        do i = 0 to 4;
 972
                            call write(0, @(ODH, OAH, ' Receive Buffer '), 18, @statust.
 973
                             call write$int(i, 0);
         3
                             call writeln(0, @(':'), 2, @status):
 974
         3
 975
         3
                             k = rbd(i).act$count and 3FFFH;
  : --
         3
                             call print$buff(@rbuf(i).buffer(O), k);
 977
         3
                             call pause:
 978
         3
         2
                  end display$receive$area;
 980
                  display$cb$rpa: procedure;
 981
         2
                  declare i byte:
         2
                        call write(0, @(ODH, OAH, / Command Block or Receive Area? (A or 0) ==> /),
 982
                                                                                                    47, @status,,
 983
                        i = read$char;
                       do while (i <> 'R') and (i < 'r') and (i <> 'C') and (i <> 'c'); call writeln(0, @(ODH, OAH, ' Illegal command'), 18, @status); call write(0, @(' Enter R or C ==> '), 18, @status);
 752
         2
 985
         3
 984
         3
 987
         3
                             i = read$char;
 988
         3
                        end,
 989
         2
                        if (i = 'R', or (i = 'r') then call display$receive$area;
  3=1
                        else call display$command$block;
 992
         2
                  end display$cb$rpa;
 993
                  process#cmd: procedure;
 994
         2
                  declare (b, i) bute;
 995
         2
                        goback = 0;
 796
         5
                        b = read$char;
 997
         2
                        call cr$lf;
 998
         2
                        if (b \circlearrowleft 'H') and (b \circlearrowleft 'h') and (b \circlearrowleft 'S') and (b \circlearrowleft 's') and
                            (b \bigcirc 'D') and (b \bigcirc 'd') and (b \bigcirc 'P') and (b \bigcirc 'p') and (b \bigcirc 'p') and (b \bigcirc 'C') and (b \bigcirc 'C') and (b \bigcirc 'E') and (b \bigcirc 'e') and
                            (b \bigcirc 'L') and (b \bigcirc '1') and (b \bigcirc 'N') and (b \bigcirc 'n') and
                            (b \circlearrowleft 'Z') and (b \circlearrowleft 'z') and (b \circlearrowleft 'Y') and (b \circlearrowleft '\u00e4') and
                            (b ← 'A') and (b ← 'a') then
                       call write(0, @(' illegal command'), 16, @status); if (b = 'H') or (b = 'h') then call print$help;
 000
1000
                        1+ (b = 'A') \text{ or } (b = 'a') \text{ then}
1002
1003
         2
                             if dhex then
1004
         2
                             do:
. 00.5
         2
                                  dhex = false;
1006
         3
                                  call write(0, @(' Counters are displayed in decimal.'), 35,
                                                                                                             @status);
1007
         3
                             end;
1008
                             eise
                                                                                                                 292010-62
```

Traffic Simulator/Monitor Station Program (Continued)



```
doi
                            dhex = true;
1009
                            call write(0, @(' Counters are displayed in hexadecimal.'), 39,
1010
       3
                                                                                          Establish 1
1011
       3
                   if (b = 'L') or (b = '1') then
       2
1012
       2
1013
                   doi
                        output(ESI$PORT) = LOOPBACK;
1014
       3
                       call write(O, @(' ESI is in Loopback Mode.'), 25, @status);
1015
       3
1016
       3
                   and:
                   if (b = 'N') or (b = 'n') then
1017
       5
1018
                   do;
1019
       3
                       output(ESI$PORT) = NO$LOOPBACK;
1020
       3
                       call write(0, @(' ESI is NOT in Loopback Mode.'), 29, @status);
                   end;
1021
       3
                   if (b = 'Z') or (b = 'z') then
1022
       2
1023
       2
                   doi
1024
       3
                        count = 0:
                       call write(0, @(' Transmit Frame Counter is cleared.'), 35, @status);
1025
1026
       3
                   end;
1027
       2
                   if (b = 'Y') or (b = 'u') then
       2
1028
                   doa
1029
       3
                        receive$count = 0;
1030
       3
                        scb. crc$errs, scb. aln$errs, scb. rsc$errs, scb. ovrn$errs = 0;
       3
                       call write(O, @(' Receive Frame Counter is cleared.'), 34, @status);
1031
       3
1032
                   end:
                   if (b = 'C') or (b = 'c') then call enter$scb$cmd;
if (b = 'S') or (b = 's') then call setup$cb;
1033
       2
       2
1035
                    if (b = 'P') or (b = 'p') then call print$scb;
1037
       2
       2
                    if (b = 'D') or (b = 'd') then call display$cb$rpa;
1039
1041
       2
                    if (b = 'E') or (b = 'e') then goback = 1;
1043
                    call cr$lf;
       2
1044
       2
               end process$cmd;
               getout: procedure;
1045
               declare b byte:
1046
       2
1047
       2
                   b = read$char;
1048
       2
                   goback = 0;
       2
                   call write(0, @(ODH, OAH, 'Enter command (H for help) ==> '), 34,
1049
                                                                                          @status);
1050
       2
                    do forever;
1051
       3
                        if csts then
1052
       3
                        do:
1053
       4
                            disable:
1054
       4
                            call process$cmd;
1055
                            enable;
1056
       4
                            if goback then return;
                            call write(O, @(ODH, OAH, 'Enter command (H for help) ==> '), 34,
1058
       4
                                                                                          @status);
1059
        4
1060
       3
1061
       Э
               end aetout;
                                                                                             292010-63
```

Traffic Simulator/Monitor Station Program (Continued)



```
update: procedure;
declare i byte;
1062
1063
       2
1064
       2
                   call cr$1f;
                   call loop$char(10, OAH);
1065
       2
       2
                   call loop$char(28, '*');
1044
                   call write(0, @(' Station Configuration '), 23, @status);
       5
1067
                   call loop$char(27, '*');
1068
       2
1069
                   call cr#lf;
1070
                   call cr$1f;
1071
       2
                   call write(0, @(' Host Address: '), 15, @status);
                   call print$network$addr(@ia$setup.ia$address(0));
       2
1072
                   i = 0;
1073
       2
                   call write(0, @(' Multicast Address(es): '), 24, @status);
1074
       2
1075
                   if mc$setup.mc$byte$count = 0
                   then call writeln(O, @('No Multicast Addresses Defined'), 30, @status);
1076
       2
1077
                   else
                        do while i < mc$setup.mc$byte$count;
                            call print$network$addr(@mc$setup.mc$address(i));
1078
       3
1079
                            call loop$char(24, ' ');
1080
       3
       3
1081
                        end;
                   call write(O, @(ODH), 1, @status);
1082
       2
                   if not no$transmission then call print$parameters; call write(0, @('82586 Configuration Block: '), 28, @status);
1083
       2
1085
       5
       2
1086
                   call print$str(@configure.info(0), 10);
1087
                   call cr$1f;
1088
       2
                   call loop$char(29, '*');
                   call write(0, @(' Station Activities '), 20, @status);
       2
1089
                    call loop$char(29, '*');
1090
       2
1091
       2
                    call cr$lf;
1092
       2
                   call cr$1f;
1093
                    call writeln(0,
       2
                                  # of Good .
               @( ' # of Good
                                                                                            Receive'),
                                                CRC
                                                               Alianment
                                                                             No
                                                                                      73, @status);
1094
       2
                    call writeln(0,
                                                                                           Overrun').
               @('Frames
                                  Frames
                                                Errors
                                                               Errors
                                                                             Resource
                                                                                      73, @status);
1095
       2
                    call writeln(O,
               @('Transmitted Received
                                                                                           Errors'),
                                                                             Errors
                                                                                      72, @status);
1096
       2
               end undate:
1097
               main:
                    call init;
1098
        1
                    enable;
1099
                    do while reset;
                    end;
1100
                    disable;
1101
        1
                    scb. cmd = 0100H;
1102
        1
                    output(CA$PORT) = CA;
1103
        1
                    call wait$scb;
1104
        1
1105
        1
                    enable;
                                                                                              292010-64
```

Traffic Simulator/Monitor Station Program (Continued)

```
1106
                     do while (diagnose status and 8000H) <> 8000H;
 1107
         2
                     end;
 1108
         1
                     call cr$1f;
 1109
         1
                     if diagnose status <> OAOOOH
 1110
         1
                     then call writeln(O, @(' Diagnose failed!'), 17 , @status);
                     if configure status <> OAOOOH
 1111
         1
 1112
        1
                     then call writeln(0, @('Configure failed!'), 18 , @status); if ia$setup.status <> OAOOOH
 1113
        1
                    then call writeln(0, @(' IA Setup failed!'), 17 , @status); if mc$setup.status <> OAOOOH
 1114
 1115
        1
 1116
        1
                     then call writeln(0, @(' MC Setup failed!'), 17 , @status);
                     scb.cbl$offset = offset (@transmit.status);
 1117
 1118
        1
                     call writeln(0, @(ODH, OAH, 'Receive Unit is active.'), 26, @status);
 1119
        1
                     disable;
 1120
        1
                     scb. cmd = 0010H;
 1121
        1
                     output(CA$PORT) = CA;
 1122
        1
                     call wait$scb;
 1123
                     enable:
        1
 1124
                     output(ESI$PORT) = NO$LOOPBACK;
 1125
                     call cr$1f;
 1126
        1
                    if not no$transmission then
 1127
                     do;
 1128
                         call write(0, @('---Transmit Command Block---'), 28, @status);
 1129
                         call print$wds(@transmit.status, 8);
 1130
        2
                         call cr$1f;
 1131
                         cur$cb$offset = offset (@transmit.status);
        2
 1132
                         call pause;
 1133
                         do z = 1 to 60;
    call time(250);
 1134
        3
 1135
        3
                         end:
 1136
        2
                         call writeln(O, @(ODH, OAH, 'transmission started!'), 23, @status);
 1137
                         call cr$1f;
        2
 1138
                         disable;
 1139
                        scb. cmd = 0100H;
 1140
        2
                        output (CA$PORT) = CA;
 1141
                        call wait$scb;
 1142
                        enable;
 1143
                    end:
 1144
                    call update;
 1145
                    do forever;
 1146
                        call write(0, @(ODH, ' '), 2, @status);
 1147
                        do y = 0 to 5;
 1148
                             do case y;
call write$int(count, dhex);
1149
1150
                                 call write$int(receive$count, dhex);
1151
                                 call write$int(scb.crc$errs, dhex);
1152
                                 call write*int(scb. aln$errs, dhex);
1153
                                 call write$int(scb.rsc$errs, dhex);
1154
        4
                                 call write$int(scb.ovrn$errs, dhex);
1155
                             end:
1156
        3
                             char$count = 13 - char$count;
1157
        3
                             call loop$char(char$count,
1158
                        end:
1159
        2
                        if csts then
        2
1160
                        do:
1161
                             disable
1162
        3
                            call getout;
                                                                                                   292010-65
        3
1163
                            call update;
1164
        3
                        end;
1165
                   end;
1166
        1
               end tsms;
MODULE INFORMATION:
     CODE AREA SIZE
                         = 23C3H
                                     9155D
     CONSTANT AREA SIZE = OF85H
                                     3973D
     VARIABLE AREA SIZE = 265EH
                                     9822D
     MAXIMUM STACK SIZE = 0092H
     1994 LINES READ
     O PROGRAM WARNINGS
     O PROGRAM ERRORS
DICTIONARY SUMMARY
     159KB MEMORY AVAILABLE
     23KB MEMORY USED
     OKB DISK SPACE USED
END OF PL/M-86 COMPILATION
                                                                                                  292010-66
```



```
\4**
           /*
                                                                                        */
           /#
                        186/586 High Integration Board initialization Routine
                                                                                        #/
           /#
                        (This driver is configured for Ethernet/Cheapernet Design
                                                                                       #/
           / ¥
                        Kit Demo Board)
                                                                                        */
           /#
           /#
                       Ver. 2.0
                                                           March 14, 1986
           /#
                                                                                        */
           /#
                       Kiyoshi Nishide
                                                           Intel Corporation
                                                                                        #/
           , h
                                                                                       */
           /* The conditional compilation parameter 'EPROM27128' determines board ROM
             size. If it is true, the 80186's wait state generator is programmed to 0 wait state for upper 64K-byte memory locations. If it is false, the
             wait state generator is programmed to O wait state for upper 128K-byte
             memory locations */
1
          ini186:
          declare hib_ir label public;
2
          declare main label external;
4
          declare menu lapel external;
          /* literals #/
5
          declare lit
                            literally 'literally',
lit 'OFFAOH',
                  UMCS_reg
                  LMCS_reg
                                  lit 'OFFA2H',
                  PACS_reg
                                  lit 'OFFA4H'
                  MPCS_reg
                                  lit 'OFFASH'.
                  INT_MASK_reg
                                  lit 'OFF28H',
                  ISCP$LOC$LO
                                  lit '03FF8H',
                  ISCP$LOC$HI
                                  lit '0',
                                  lit '8300H',
                  SCC_CH_B_CMD
                  SCC_CH_B_DATA
SCC_CH_A_CMD
                                  lit '8302H',
                                  111 '9304H'
                  SCC_CH_A_DATA
                                  ist '8306H',
                  NUL
                                  lit '0',
                  CR
                                  lit 'ODH',
                  LF
                                  lit 'OAH'
                                  lit '08H',
                  BS
                                  lit '20H'.
                  SP
                  QM
                                  lit 'SFH',
                  DEL
                                  lit '07FH',
                  BEL
                                  lit '07H';
                                                                                    292010-67
```

186/586 High Integration Board Initialization Routine

```
/* System Configuration Pointer */
              declare scp structure
                      susbus bute.
                      unused (5) byte.
                      iscp$addr$lo word,
                      iscp$addr$hi word
                      at (OFFFF6H) data (O, O, O, O, O, ISCP$LOC$LO, ISCP$LOC$H1);
 7
      1
             init$int$clt: procedure;
                      output(INT_mask_reg) = OFFH; /* mask all interrupts */
      2
             end init$int$clt;
10
             rra: procedure (reg_no) byte;
      2
             declare reg_no byte;
                  if (reg_no and OFH) <> 0 then output(SCC_CH_A_CMD) = reg_no and OFH;
      2
14
                 return input(SCC_CH_A_CMD);
15
     2
             end rra;
             rrb: procedure (reg_no) byte;
17
     2
             declare reg_no byte;
18
                  if (reg_ho and OFH) <>0 then output (SCC_CH_B_CMD) = reg_no and OFH;
20
                 return input(SCC_CH_B_CMD);
21
     2
             end rrb;
22
             wra: procedure (reg_no, value);
23
     2
             declare (reg_no, value) byte;
24
                 if (reg_no and OFH) <> 0 then output (SCC_CH_A_CMD) = reg_no and OFH; output (SCC_CH_A_CMD) = value;
     2
26
27
     2
             end wra:
28
             wrb: procedure (reg_no, value);
20
     2
             declare (reg_no, value) byte;
                 if (reg_no and OFH) <> 0 then output (SCC_CH_B_CMD) = reg_no and OFH; output (SCC_CH_B_CMD) = value;
32
     2
33
     2
             end wrh:
             init$SCC$B: procedure;
34
     1
35
     5
                 call wrb(09, 01000000b); /* channel B reset */
                                                                                             292010-68
```

186/586 High Integration Board Initialization Routine (Continued)



```
call wrb(04, 01001110b);
34
                                            /* 2 stop, no parity, brf = 16x */
     2
37
                 call wrb(03, 11000000b);
                                           /* rx 8 bits/char, no auto-enable */
38
     5
                 call wrb(05, 01100000b);
                                            /# tx 8 bits/char #/
39
                 call wrb(10, 00000000b);
40
     2
                 call wrb(11, 01010110b);
                                            /* rxc = txc = BRG, trxc = BRG out */
41
     2
                 call wrb(12, 00001011b);
                                            /* baud rate = 9600 */
49
     2
                 call wrb(13, 00000000b);
     2
43
                 call wrb(14, 00000011b);
                                            /* BRG source = SYS CLK, enable BRG */
44
     2
                 call wrb(15, 00000000b);
                                            /* all ext status interrupts off #/
45
                 call wrb(03, 11000001b);
                                            /* scc-b receive enable */
                 call wrb(05, 11101010b);
46
                                            /* scc-b transmit enable, dtr on, rts on */
47
     2
             end init$SCC$B:
48
             c$in: procedure byte public;
49
     3
                 do while (input(SCC_CH_B_CMD) and 1) = 0; end;
51
     2
                 return (input(SCC CH B DATA));
52
     2
             end c$in;
53
             c$out: procedure (char) public;
54
            declare char bute;
55
                 do while (input(SCC_CH_B_CMD) and 4) = 0; end;
     2
                 output(SCC_CH_B_DATA) = char;
57
58
     2
             end c$out;
59
            read: procedure (file$id, msg$ptr, count, actual$ptr, status$ptr) public;
60
     2
             declare file$id word,
                     msg$ptr pointer,
                     count word.
                     actual$ptr pointer,
                     status#ptr pointer,
                     msg based msg$ptr (1) byte,
buf (200) byte,
                     actual based actual$ptr word,
                     status based status$ptr word,
                     i word,
                     ch byte;
            /* This procedure implements the ISIS read procedure. All control characters */
            /* except LF, BS, and DEL are ignored. If BS or DEL is encountered, a
                                                                                              #/
            /* backspace is done.
                                                                                              #/
61
     5 5
                 status = 0:
62
                 i, ch = 0;
63
                 do while (ch <> CR) and (ch <> LF) and (i < 198);
64
     3
                     ch = c$in and O7FH;
65
                     if (ch = BS) or (ch = DEL) then
66
                     do:
                                                                                          292010-69
```

186/586 High Integration Board Initialization Routine (Continued)

```
if i > 0 then
 67
 86
                            do;
                                i = i - 1;
 69
      5
 70
                                call c$out(DEL);
 71
72
73
      5 5
                                call c$out(BS);
                                call c$out(SP);
                                call c$out(DEL);
 74
                                call c$out(BS);
 75
      5
                            end;
                            else
 76
                                call c$out(BEL);
 77
                       end:
      3
 78
                       else
                            if ch >= SP then
 79
      3
 80
      4
                                call c$out(ch);
                                buf(i) = ch;
 81
                                i = i + 1;
 82
 83
      4
                            end:
 84
      3
                       else
                            if (ch = CR) or (ch = LF) then
      3
                            do:
      4
                                buf(i) = CR;
 86
                                buf(i + 1) = LF;
i = i + 2;
 97
      4
 88
 89
      4
                            end;
 90
      3
                       else
                            call c$out(BEL);
      3
                   end;
      2
                   call c$out(CR);
 92
 93
      2
                   if i > count then i = count;
 95
      2
                   actual = i;
 96
      2
                   do i = 0 to actual - 1;
                       msg(i) = buf(i);
 97
      3
 98
      3
      2
 99
              end read;
100
      1
              csts: procedure byte public;
101
      2
                   return ((input(SCC_CH_B_CMD) and 1) <> 0);
      2
102
              end csts;
103
              write: procedure (file$id, msg$ptr, count, status$ptr) public;
104
      2
              declare (file$id, count) word,
                       (msg$ptr, status$ptr) pointer, msg based msg$ptr (1) byte,
                       status based status$ptr word,
                       ch byte,
                       i word;
              /* This procedure implements the ISIS write */
105
      2
                   status = 0;
                                                                                               292010-70
```

186/586 High Integration Board Initialization Routine (Continued)



```
106
                   i = 0;
107
                   do while i < count;
                       ch = msg(i);
if ((ch >= SP) and (ch < DEL)) or (ch = CR) or (ch = LF) or (ch = NUL)
108
109
                        then
110
       3
                           call c$out(ch);
111
       3
                           call c$out(QM);
                        i = i + 1;
113
                   end;
114
      2
              end write:
115
      1
              hib_ir:
              $IF EPROM27128
                       output(UMCS_reg) = 0F038H;
                                                        /* Starting Address = OF0000H,
                                                            no wait state */
              $ELSE
                                                        /* Starting Address = OE0000H,
                       output(UMCS_reg) = 0E038H;
                                                            no wait state */
              $ENDIF
                                                        /* 16K, no wait state */
/* PBA = 8000H, no wait state for
116
                       output(LMCS_reg) = 03FCH;
output(PACS_reg) = 083CH;
117
                                                            PSC0-3 */
118
      1
                       output(MPCS_reg) = OBFH;
                                                         /* Peripherals in I/O space, no A1 & A2
                                                            provided, 3 wait states for PSC4-6 */
119
                       call init$int$clt;
                       call init$SCC$B;
120
      1
121
                       go to main;
122
      1
              end ini186;
                                                                                                 292010-71
```

186/586 High Integration Board Initialization Routine (Continued)



APPENDIX C THE 82530 SCC - 80186 INTERFACE AP BRIEF

INTRODUCTION

The object of this document is to give the 82530 system designer an in-depth worst case design analysis of the typical interface to a 80186 based system. This document has been revised to include the new specifications for the 6 MHz 82530. The new specifications yield better margins and a 1 wait state interface to the CPU (2 wait states are required for DMA cycles). These new specifications will appear in the 1987 data sheet and advanced specification information can be obtained from your local Intel sales office. The following analysis includes a discussion of how the interface TTL is utilized to meet the timing requirements of the 80186 and the 82530. In addition, several optional interface configurations are also considered.

INTERFACE OVERVIEW

The 82530 - 80186 interface requires the TTL circuitry illustrated in Figure 1. Using five 14 pin TTL packages, 74LS74, 74AS74, 74AS08, 74AS04, and 74LS32, the following operational modes are supported:

- Polled
- Interrupt in vectored mode
- Interrupt in non-vectored mode
- Half-duplex DMA on both channels
- Full-duplex DMA on channel A

A brief description of the interface functional requirements during the five possible BUS operations follows below.




Figure 1, 82530-80186 Interface






Figure 2. 80186-82530 Interface Read Cycle




Figure 3. 80186-82530 Interface Write Cycle

READ CYCLE: The 80186 read cycle requirements are met without any additional logic, Figure 2. At least one wait state is required to meet the 82530 tAD access time.

WRITE CYCLE: The 82530 requires that data must be valid while the \overline{WR} pulse is low, Figure 3. A D Flip-Flop delays the leading edge of \overline{WR} until the falling edge of CLOCKOUT when data is guaranteed valid and \overline{WR} is guaranteed active. The CLOCKOUT signal

is inverted to assure that \overline{WR} is active low before the D Flip-Flop is clocked. No wait states are necessary to meet the 82530's \overline{WR} cycle requirements, but one is assumed from the \overline{RD} cycle.

INTA CYCLE: During an interrupt acknowledge cycle, the 80186 provides two INTA pulses, one per bus cycle, separated by two idle states. The 82530 expects only one long INTA pulse with a RD pulse occurring only after the 82530 IEI/IEO daisy chain settles. As




Figure 4. 82530-80186 INTA Cycle

illustrated in Figure 4, the INTA signal is sampled on the rising edge of CLK (82530). Two D Flip-Flops and two TTL gates, <u>U2 and U5</u>, are implemented to generate the proper INTA and RD pulses. Also, the INT signal is passively pulled high, through a 1 k resistor, and inverted through U3 to meet the 80186's active high requirement.

DMA CYCLE: Conveniently, the 80186 DMA cycle timings are the same as generic read and write operations. Therefore, with two wait states, only two modifications to the DMA request signals are necessary. First, the RDYREQA signal is inverted through U3 similar to the INT signal, and second the DTR/REQA signal is conditioned through a D Flip-Flop to prevent inadvertent back to back DMA cycles. Because the 82530 DTR/REQA signal remains active low for over five CLK (82530)'s, an additional DMA cycle could occur. This uncertain condition is corrected when U4 resets the DTR/REQ signal inactive high. Full Duplex on both DMA channels can easily be supported with one extra D Flip-Flop and an inverter.

RESET: The 82530 does not have a dedicated RESET input. Instead, the simultaneous assertion of both \overline{RD} and \overline{WR} causes a hardware reset. This hardware reset is implemented through U2, U3, and U4.

ALTERNATIVE INTERFACE CONFIGURATIONS

Due to its wide range of applications, the 82530 interface can have many varying configurations. In most of these applications the supported modes of operation

need not be as extensive as the typical interface used in this analysis. Two alternative configurations are discussed below.

8288 BUS CONTROLLER: An 80186 based system implementing an 8288 bus controller will not require the preconditioning of the \overline{WR} signal through the D Flip-Flop U4. When utilizing an 8288, the control signal \overline{IOWC} does not go active until data is valid, therefore, meeting the timing requirements of the 82530. In such a configuration, it will be necessary to logically OR the \overline{IOWC} with reset to accommodate a hardware reset operation.

NON-VECTORED INTERRUPTS: If the 82530 is to be operated in the non-vectored interrupt mode (B step only), the interface will not require U1 or U5. Instead, INTA on the 82530 should be pulled high, and pin 3 of U2 (RD AND RESET) should be fed directly into the RD input of the SCC.

Obviously, the amount of required interface logic is application dependent and in many cases can be considerably less than required by the typical configuration, supporting all modes of SCC operation.

DESIGN ANALYSIS

This design analysis is for a typical microprocessor system, pictured in Figure 5. The Timing analysis assumes an 8 MHz 80186 and a 4 MHz 82530. Also, included in the analysis are bus loading, and TTL-MOS compatibility considerations.






Figure 5. Typical Microprocessor System

Bus Loading and Voltage Level Compatabilities

The data and address lines do not exceed the drive capability of either 80186 or the 82530. There are several control lines that drive more than one TTL equivalent input. The drive capability of these lines are detailed below.

WR: The WR signal drives U3 and U4.

* IoI (2.0 mA) > IiI (-0.4 mA + -0.5 mA) Ioh (-400 μ A) > Iih (20 μ A + 20 μ A)

PCS5: The PCS5 signal drives U2 and U4.

* Iol (2.0 mA) > Iil (-0.5 mA + -0.5 mA) Ioh (-400 μ A) > Iih (20 μ A + 20 μ A)

INTA: The INTA signal drives 2(U1) and U5.

* IoI (2.0 mA) > IiI (-0.4 mA + -0.8 mA + -0.4 mA) Ioh (-400 μ A) > Iih (20 μ A + 40 μ A + 20 μ A)

All the 82530 I/O pins are TTL voltage level compatible.

TIMING ANALYSIS

Certain symbolic conventions are adhered to throughout the analysis below and are introduced for clarity.

- 1. All timing variables with a lower case first letter are 82530 timing requirements or responses (i.e., tRR).
- All timing variables with Upper case first letters are 80186 timing responses or requirements unless preceded by another device's alpha-numeric code (i.e., Telel or '373 Tpd).
- 3. In the write cycle analysis, the timing variable TpdWR186-WR530 represents the propagation delay between the leading or trailing edge of the WR signal leaving the 80186 and the WR edge arrival at the 82530 WR input.

Read Cycle

- 1. tAR: Address valid to \overline{RD} active set up time for the 82530. Since the propagation delay is the worst case path in the assumed typical system, the margin is calculated only for a propagation delay constrained and not an ALE limited path. The spec value is 0 ns minimum.
- * 1 Tclcl Tclav(max) '245 Tpd(max) + Tclrl(min) + 2(U2) Tpd(min) tAR(min)

$$= 125 - 55 - 20.8 + 10 + 2(2) - 0 = 63.2$$
 ns margin



- 2. tRA: Address to \overline{RD} inactive hold time. The ALE delay is the worst case path and the 82530 requires 0 ns minimum.
- * 1 Tclcl Tclrh (max) + Tchlh(min) + '373 LE Tpd(min) - 2(U2) Tpd(max)
- = 55 55 + 5 + 8 2(5.5) = 2 ns margin
- 3. tCLR: \overline{CS} active low to \overline{RD} active low set up time. The 82530 spec value is 0 ns minimum.
- * 1 Tclcl Tclcsv(max) Tclrl(min) U2 $skew(\overline{RD} \overline{CS}) + U2 Tpd(min)$
- = 125 66 10 1 + 2 = 50 ns margin
- 4. tRCS: \overline{RD} inactive to \overline{CS} inactive hold time. The 82530 spec calls for 0 ns minimum.
- * Tcscsx(min) U2 skew(RD CS) U2 Tpd(max)
- = 35 1 5.5 = 28.5 ns margin
- 5. tCHR: \overline{CS} inactive to \overline{RD} active set up time. The 82530 requires 5 ns minimum.
- * 1 Tclcl + 1 Tchcl Tchcsx(max) + Tclrl(min) U2 skew $(\overline{RD} \overline{CS})$ + U2 Tpd(min) tCHR
- = 125 + 55 35 10 1 + 2 5 = 131 ns margin
- tRR: RD pulse active low time. One 80186 wait state is included to meet the 150 ns minimum timing requirements of the 82530.
- * Trlrh(min) + 1(Tclclwait state) 2(U2 skew) tRR
- = (250-50) + 1(125) 2(1) 150 = 173 ns margin
- 7. tRDV: \overline{RD} active low to data valid maximum delay for 80186 read data set up time (Tdvcl = 20 ns). The margin is calculated on the Propagation delay path (worst case).
- * 2 Tclcl + 1(Tclclwait state) Tclrl(max) Tdvcl(min) '245 Tpd(max) 82530 tRDV(max) 2(U2) Tpd(max)
- = 2(125) + 1(125) 70 20 14.2 105 2(5.5)= 154 ns margin
- 8. tDF: RD inactive to data output float delay. The margin is calculated to DEN active low of next cycle.
- * 2 Tclcl + Tclch(min) Tclrh(max) + Tchctv(min) 2(U2) Tpd(max) 82530 tDF(max)
- = 250 + 55 55 + 10 11 70 = 179 ns margin
- 9. tAD: Address required valid to read data valid maximum delay. The 82530 spec value is 325 ns maximum.

- * 3 Tclcl + 1(Tclclwait state) Tclav(max) '373 Tpd(max) - '245 Tpd - Tdvcl(min) - tAD
- = 375 + 125 55 20.8 14.2 20 325 = 65 ns margin

Write Cycle

- 1. tAW: Address required valid to WR active low set up time. The 82530 spec is 0 ns minimum.
- * Tclcl Tclav(max) Tcvctv(min) '373 Tpd(max) + TpdWR186 WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)] tAW
- = 125 55 5 20.8 + [125 5 + 1 + 4.4] 0= 170.6 ns margin
- 2. tWA: WR inactive to address invalid hold time. The 82530 spec is 0 ns.
- * Tclch(min) Tcvctx(max) + Tchlh(min) + '373 LE Tpd(min) - TpdWR186=WR530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 55 55 + 5 + 8 [5.5 + 3 + 7.1] = -2.6 ns margin
- 3. tCLW: Chip select active low to \overline{WR} active low hold time. The 82530 spec is 0 ns.
- * 1 Tclcl Tclcsv(max) + Tcvctv(min) U2 Tpd(max) + Tpd $\overline{WR}186=\overline{WR}530(LOW)$ [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)]
- = 125 66 + 5 5.5 + [125 5 + 1 + 4.4] = 183.9 ns margin
- 4. tWCS: WR invalid to Chip Select invalid hold time. 82530 spec is 0 ns.
- * Tcxcsx(min) U2 Tpd(max) -TpdWR186=WR530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 35 + 1.5 [5.5 + 3 + 7.1] = 20.9 ns margin
- 5. tCHW: Chip Select inactive high to \overline{WR} active low set up time. The 82530 spec is 5 ns.
- * 1 Tclcl + Tchcl(min) + Tcvctv(min) Tchcsx(max) U2 Tpd(max) + TpdWR186=WR530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)] tCHW
- = 125 + 55 + 5 35 5.5 + [125 -5 + 1 + 4.4] 5 = 264 ns margin
- 6. tWW: WR active low pulse. 82530 requires a minimum of 60 ns from the falling to the rising edge of WR. This includes one wait state.



- * Twiwh [2Tclcl 40] + 1 (Tclclwait state) Tpd $\overline{WR}/186-\overline{WR}530(LOW)$ [Tclcl Tcvctv(min) + U3 Tpd(max) + U4 Tpd(max)] + Tpd $\overline{WR}/186=\overline{WR}/530(HIGH)$ [U2 Tpd(min) U3 Tpd(min) + U4 Tpd(min)] tWW
- = 210 + 1(125) [125 5 + 4.5 + 9.2] [1.5 + 1 + 3.2] 60 = 135.6 ns margin
- 7. tDW: Data valid to \overline{WR} active low setup time. The 82530 spec requires 0 ns.
- * Tcvctv(min) Tcldv(max) '245 Tpd(max) + Tpd\overline{WR}186 \overline{WR}530(LOW) [Tclcl Tcvctv(min) + U3 Tpd(min) + U4 Tpd(min)]
- = 5 44 14.2 + 125 5 + 1.0 + 4.4 = 72.2 ns margin
- 8. tWD: Data valid to \overline{WR} inactive high hold time. The 82530 requires a hold time of 0 ns.
- * Tclch skew {Tcvctx(max) + Tcvctx(min)} + '245 OE Tpd(min) Tpd \overline{W} R186 \overline{W} R530(HIGH) [U2 Tpd(max) + U3 Tpd(max) + U4 Tpd(max)]
- = 55 5 + 11.25 [5.5 + 3.0 + 7.1] = -50.6 ns margin

INTA Cycle:

- 1. tIC: This 82530 spec implies that the INTA signal is latched internally on the rising edge of CLK (82530). Therefore the maximum delay between the 80186 asserting INTA active low or inactive high and the 82530 internally recognizing the new state of INTA is the propagation delay through U1 plus the 82530 CLK period.
- U1 Tpd(max) + 82530 CLK period
- = 45 + 250 = 295 ns
- 2. tCI: rising edge of CLK to INTA hold time. This spec requires that the state of INTA remains constant for 100 ns after the rising edge of CLK. If this spec is violated any change in the state of INTA may not be internally latched in the 82530. tCI becomes critical at the end of an INTA cycle when INTA goes inactive. When calculating margins with tCI, an extra 82530 CLK period must be added to the INTA inactive delay.
- 3. tIW: INTA inactive high to WR active low minimum setup time. The spec pertains only to 82530 WR cycle and has a value of 55 ns. The margin is calculated assuming an 82530 WR cycle occurs immediately after an INTA cycle. Since the CPU cycles following an 82530 INTA cycle are devoted to locating and executing the proper interrupt service routine, this condition

- should never exist. 82530 drivers should insure that at least one CPU cycle separates \overline{INTA} and \overline{WR} or \overline{RD} cycles.
- 4. tWI: WR inactive high to INTA active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with INTA.
- * Tclcl Tcvctx(max) TpdWR186 WR530(HIGH) [U3 Tpd(max) + U4 Tpd(max)] + Tcvctv(min) + U1 Tpd(min)
- = 125 55 [5.5 + 3 + 7.1] + 5 + 10 = 69.4 ns margin
- 5. tIR: $\overline{\text{INTA}}$ inactive high to $\overline{\text{RD}}$ active low minimum setup time. This spec pertains only to 82530 $\overline{\text{RD}}$ cycles and has a value of 55 ns. The margin is calculated in the same manner as tIW.
- 6. tRI: \overline{RD} inactive high to \overline{INTA} active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with \overline{INTA} .
- Tclcl Tclrh(max) 2 U2 Tpd(max) + Tcvctv(min) + U1 Tpd(min)
- = 125 55 2(5.5) + 5 + 10 = 74 ns margin
- 7. tIID: $\overline{\text{INTA}}$ active low to $\overline{\text{RD}}$ active low minimum setup time. This parameter is system dependent. For any SCC in the daisy chain, tIID must be greater than the sum of tCEQ for the highest priority device in the daisy chain, tEI for this particular SCC, and tEIEO for each device separating them in the daisy chain. The typical system with only 1 SCC requires tIID to be greater than tCEQ. Since tEI occurs coincidently with tCEQ and it is smaller it can be neglected. Additionally, tEIEO does not have any relevance to a system with only one SCC. Therefore tIID > tCEQ = 250 ns.
- * 4 Tclcl + 2 Tidle states Tcvctv(max) tlC [U1 Tpd(max) + 82530 CLK period] + Tcvctv(min) + U5 Tpd(min) + U2 Tpd(min) tllD
- = 500 + 250 70 [45 + 250] + 5 + 6 + 2 250= 148 ns margin
- 8. tIDV: $\overline{\text{RD}}$ active low to interrupt vector valid delay. The 80186 expects the interrupt vector to be valid on the data bus a minimum of 20 ns before T4 of the second acknowledge cycle (Tdvcl). tIDV spec is 100 ns maximum.
- * 3 Tclcl Tcvctv(max) U5 Tpd(max) U2 Tpd(max) tlDV(max) '245 Tpd(max) Tdvcl(min)
- = 375 70 25 5.5 100 14.2 20 = 140.3 ns margin

- 9. tII: RD pulse low time. The 82530 requires a minimum of 125 ns.
- * 3 Tclcl Tcvctv(max) U5 Tpd(max) U2 Tpd(max) + Tcvctx(min) + U5 Tpd(min) + U2 Tpd(min) - tll(min)
- = 375 70 25 5.5 + 5 + 6 + 1.5 125 = 162 ns margin

DMA Cycle

Fortunately, the 80186 DMA controller emulates CPU read and write cycle operation during DMA transfers. The DMA transfer timings are satisfied using the above analysis. Because of the 80186 DMA request input requirements, two wait states are necessary to prevent inadvertent DMA cycles. There are also CPUDMA intracycle timing considerations that need to be addressed.

- 1. tDRD: RD inactive high to DTRREQ (REQUEST) inactive high delay. Unlike the READYREQ signal, DTRREQ does not immediately go inactive after the requested DMA transfer begins. Instead, the DTRREQ remains active for a maximum of 5 tCY + 300 ns. This delayed request pulse could trigger a second DMA transfer. To avoid this undesirable condition, a D Flip Flop is implemented to reset the DTRREQ signal inactive low following the initiation of the requested DMA transfer. To determine if back to back DMA transfers are required in a source synchronized configuration, the 80186 DMA controller samples the service request line 25 ns before T1 of the deposit cycle, the second cycle of the transfer.
- 4 Tclcl Tclcsv(max) U4Tpd(max) Tdrqcl(min)
- = 500 66 10.5 25 = 398.5 ns margin
- 2. tRRI: 82530 \overline{RD} active low to \overline{REQ} inactive high delay. Assuming source synchronized DMA transfer, the 80186 requires only one wait state to meet the tRRI spec of 200 ns. Two are included for consistency with tWRI.
- * 2 Tclcl + 2(Tclclwait state) Tclrl(max) 2(U2) Tpd(max) - Tdrqcl - tRRI

$$=2(125) + 2(125) - 70 - 2(5.5) - 200 = 219$$
 ns margin

3. tWRI: 82530 WR active low to REQ inactive high delay. Assuming destination synchronized DMA transfers, the 80186 needs two wait states to meet the tWRI spec. This is because the 80186 DMA controller samples requests two clocks before the end of the deposit cycle. This leaves only 1 Tclcl + n(wait states) minus WR active delay for the 82530 to inactivate its REQ signal.

* Tclcl + 2(Tclclwait state) - Tcvctv(min) - TpdWR186-WR530(LOW) [Tclcl - Tcvctv(min) + U3 Tpd(max) + U4 Tpd(max)] - Tdrqcl - tWRI

=375-5-[125-5+4.5+9.2]-25-200=11.3 ns margin

NOTE:

If one wait state DMA interface is required, external logic, like that used on the \overline{DTR} REQ signal, can be used to force the 82530 \overline{REQ} signal inactive.

4. tREC: CLK recovery time. Due to the internal data path, a recovery period is required between SCC bus transactions to resolve metastable conditions internal to the SCC. The DMA request lines are marked from requesting service until after the tREC has elapsed. In addition, the CPU should not be allowed to violate this recovery period when interleaving DMA transfers and CPU bus cycles. Software drivers or external logic should orchestrate the CPU and DMA controller operation to prevent tREC violation.

Reset Operation

During hardware reset, the system RESET signal is asserted high for a minimum of four 80186 clock cycles (1000 ns). The 82530 requires WR and RD to be simultaneously asserted low for a minimum of 250 ns.

* 4 Tclcl - U3 Tpd(max) - 2(U2) Tpd(max) + U4 Tpd(min) - tREC

= 1000 - 17.5 - 2(5.5) + 3.5 - 250 ns = 725 ns margin



INTEL CORPORATION, 3065 Bowers Ave., Santa Clara, CA 95051; Tel. (408) 987-8080

INTEL CORPORATION (U.K.) Ltd., Swindon, United Kingdom; Tel. (0793) 696 000