



**APPLICATION
NOTE**

AP-274

May 1986

Ethernet/Cheapernet LAN Design

Kiyoshi Nishide
APPLICATIONS ENGINEER

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

Above, BITBUS, COMMputer, CREDIT, Data Pipeline, GENIUS, i, i^h, ICE, iCEL, iCS, iDBP, iDIS, i²ICE, iLBX, i_m, iMDDX, iMMX, Insite, Intel, int_e, int_eIBOS, Intelelevision, int_eligent Identifier, int_eligent Programming, Intellec, Intellink, iOSP, iPDS, iPSC, iRMX, iSBC, iSBX, iSDM, iSXM, KEPROM, Library Manager, MAP-NET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, ONCE, OpenNET, PC-BUBBLE, Plug-A-Bubble, PROMPT, Promware, QUEST, QueX, Quick-Pulse Programming Ripplemode, RMX/80, RUPI, Seamless, SLD, UPI, and VLSiCEL, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix 4-SITE.

Ethernet is a trademark of Xerox.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

*MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Literature Inquiries
SC6-58
P.O. Box 58065
Santa Clara, CA 95052-8065

ETHERNET/CHEAPERNET LAN DESIGN

CONTENTS

PAGE

PREFACE	1
1.0 INTRODUCTION	1
2.0 ETHERNET/CHEAPERNET OVERVIEW	1
2.1 CSMA/CD	1
2.2 Ethernet/Cheapernet	2
3.0 LANHIB HARDWARE DESCRIPTION	6
3.1 82586 (Min Mode) Interface to the 80186	6
3.2 82586 Address Latch Interface	6
3.3 80186 Address Latch Interface	7
3.4 82586 Memory Interface	7
3.5 80186 Memory Interface	10
3.6 Memory Map	10
3.7 80186 I/O Interface	10
3.7.1 82586 Channel Attention Generation	10
3.7.2 82586 Hardware Reset Port	10
3.7.3 82530 Interface	10
3.7.4 82501 Loopback Configuration Port	10
3.7.5 On-Board Individual Address Port	10
3.8 82586 Ready Signal Generation	10
3.9 82501 Circuits	11
3.10 82502 Circuits	11
3.10.1 Isolation and Power Requirements	11
3.10.2 Other Passive and Active Devices for the 82502	11
3.10.3 Layout Consideration for the 82502 Circuits	12

CONTENTS	PAGE
4.0 DEMONSTRATION SOFTWARE	13
4.1 Programming PROMs to Run the TSMS Program	13
4.2 Capabilities and Limits of the TSMS Program	13
4.3 Example Executions of the TSMS Program	15
4.3.1 Example 1: External Loopback Execution	15
4.3.2 Example 2: Frame Reception in Promiscuous Mode	15
4.3.3 Example 3: 35.7% Network Traffic Load Generation	15
5.0 IN CASE OF DIFFICULTY	24
5.1 Troubleshooting 80186/82586 System	24
5.2 Troubleshooting 82501/82502 Circuits	24
APPENDIX A	
LANHIB Schematics and Parts List	A-1
APPENDIX B	
Software Listings—TSMS Program and LANHIB Initialization Routine	B-1
APPENDIX C	
The 82530 SCC - 80186 Interface Ap Brief	C-1

PREFACE

Intel's three VLSI chip set, the 82586, 82501, and 82502, is a complete solution for IEEE 802.3 10M bps LAN standards—10BASE5 (Ethernet) and 10BASE2 (Cheapernet). The 82586 is an intelligent peripheral which completely manages the processes of transmitting and receiving frames over a network under the CSMA/CD protocol. The 82586 with its on-chip four DMA channels offloads the host CPU of the tasks related to managing communication activities. The chip, for example, does not depend on the host CPU for time critical functions, such as transmissions/retransmissions and receptions of frames. The 82501 is a 10 MHz serial interface chip specially designed for the 82586. The primary function of the 82501 is to perform Manchester encoding/decoding, provide 10 MHz transmit and receive clocks to the 82586, and drive the transceiver (AUI) cable in Ethernet applications. In addition, the 82501 provides a loopback function and on-chip watchdog timer. The 82502 is a CMOS transceiver chip. The 82502 is the chip which actually drives the coaxial cable used for Ethernet or Cheapernet.

This Ap Note presents a design example of a simple but general Ethernet/Cheapernet board based on the three chip set. The board is called LANHIB (LAN High Integration Board) and uses an 80186 microprocessor as the host CPU. The LANHIB is an independent single board computer and requires only a power supply and ASCII terminal. Demo software, called TSMS (Traffic Simulator and Monitor Station) is also included in this Ap Note. The TSMS program is a network debugger and exercise tool used to exercise the 82586. In addition, flowcharts for troubleshooting are provided in order to minimize debugging time of the LANHIB board.

1.0 INTRODUCTION

A brief overview of the CSMA/CD protocol is described in Section 2. Ethernet and Cheapernet are also compared in this section.

Section 3 discusses hardware of the LANHIB in detail. This section should be helpful not only to understand the LANHIB, but also to learn in general how a system based on the three chip set can be put together. Since the 82502 involves analog circuitry, an explanation on proper layout is provided.

Demo software is presented in Section 4.0. It covers EPROM programming procedures and three sample sessions. Step by step operations at a terminal are illustrated in the figures.

Section 5 describes LANHIB troubleshooting procedures. Flowcharts are used to guide troubleshooting.

Complete LANHIB schematics and parts list are found in Appendix A. If a LANHIB is to be built, the schematics and Section 5 can be submitted to an available wire wrap facility. In parallel to board construction, Sections 3 and 4 can be studied. A factory wire wrap board for the LANHIB is offered at a discount price by Augat Corporation. Please return the enclosed card for more information.

Listing of the TSMS program and LANHIB Initialization Routine are in Appendix B. The source codes and related files are available on a diskette by returning the card enclosed in this design kit or through Insite (Intel's Software Index and Technology Exchange Library).

2.0 ETHERNET/CHEAPERNET OVERVIEW

2.1 CSMA/CD

Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a simple and efficient means of determining how a station transmits information over common medium that is shared with other stations. CSMA/CD is the access method defined by the IEEE 802.3 standard.

Carrier Sense (CS) means that any station wishing to transmit "listens" first. When the channel is busy (i.e., some other station is transmitting) the station waits (defers) until the channel is clear before transmitting ("listen before talk").

Multiple Access (MA) means that any stations wishing to transmit can do so. No central controller is needed to decide who is able to transmit and in what order.

Collision Detection (CD) means that when the channel is idle (no other station is transmitting) a station can start transmitting. It is, however, possible for two or more stations to start transmitting simultaneously causing a "collision". In the event of a collision, the transmitting stations will continue transmitting for a fixed time to ensure that all transmitting stations detect the collision. This is known as jamming. After the jam, the stations stop transmitting and wait a random period of time before retrying. The range of random wait times increases with the number of successive collisions such that collisions can be resolved even if a large number of stations are colliding.

There are three significant advantages to the CSMA/CD protocol. The first and foremost is that CSMA/CD is a proven technology. One CSMA/CD network, Ethernet, has been used by Xerox since 1975. Ethernet is so well understood and accepted that IEEE adopted

it (with minor changes) as the IEEE 802.3 10Base5 (10 Mbps, Baseband, 500 meters per segment) standard. Reliability is the second advantage to the 802.3 protocol. This media access method enables the network to operate without central control or switching. Thus, if a single station malfunctions, the rest of the network can continue operation. Finally, since CSMA/CD networks are passive and distributed in nature, they allow for easy expansion. New nodes can be added at any time without reinitializing the entire network.

2.2 Ethernet and Cheapernet

The IEEE 802.3 Type 10BASE5 standard (Ethernet) has gained wide acceptance by both large and small corporations as a high speed (10 Mbps) Local Area Network. The Ethernet channel is a low noise, shielded 50Ω coaxial cable over which information is transmitted at 10 million bits per second. Each segment of cable can be up to 500 meters in length and can be connected to longer network lengths using repeaters. Repeaters regenerate the signal from one cable segment onto another. At each end of a cable segment a terminator is attached. This passive device provides the proper electrical termination to eliminate reflections. The transceiver transmits and receives signals on the coaxial cable. In addition, it isolates the node from the channel so that a failure within the node will not affect the rest of the network. The transceiver is also responsible for detecting collisions—simultaneous transmissions by two or more stations. Ethernet transceivers are connected to the network coaxial cable using a simple tap, and to the station it serves via the transceiver cable which can be

up to 50 meters in length. The transceiver cable is made of four individually shielded twisted pairs of wires. An Ethernet interface at a computer (DTE), which includes a serial interface and data link controller, provides the connection to the user or server station. It also performs frame manipulation, addressing, detecting transmission errors, network link management, and encoding and decoding of the data to and from the transceiver.

The IEEE 802.3 Type 10BASE2 (Cheapernet) has the same functional and electrical specifications as Type 10BASE5 (Ethernet) with only two exceptions in physical (or rather mechanical) characteristics. Cheapernet is as shown in Figure 1 just a different implementation of the IEEE standard. Ethernet and Cheapernet are both 10 million bits/second CSMA/CD LANs and use the identical network parameters, such as slot time = $51.2\ \mu\text{s}$. Ethernet and Cheapernet can, therefore, be built by the same VLSI components with the same software (Figure 2).

The two physical differences attribute to the cost reduction purpose of Cheapernet—cheaper implementation of Ethernet. First, the cable used in Cheapernet may be a lower cost 50Ω coaxial cable than the one for Ethernet. The most common coaxial cable for Cheapernet is RG58 which cost about \$0.15/ft. A typical Ethernet cable costs about \$0.83/ft.

Second, the transceiver is integrated into the DTE in Cheapernet. The coaxial cable physically comes to the DTE, connects to the transceiver within the DTE, and goes to the next DTE (see Figure 3). The kind of connector used at the DTE is an off-shelf BNC “T” connector. Topology is, therefore, a simple daisy chaining. This cabling scheme contributes to further cost reduction due to omission of the Transceiver (AUT) Cable, cheaper connectors, and easier installation. The Ethernet transceiver cable costs about \$1.49/ft. More flexible thin coaxial cables and familiar BNC “T” connectors are making Cheapernet a user installable Ethernet compatible network.




Figure 1. Different Implementations of IEEE 802.3 (Note: “10BASE5”, for example, implies 10 Mbps, Baseband, and 500 meters span.)




Figure 2. 82586/82501/82502 in Ethernet and Cheapernet




Figure 3. Ethernet Cabling vs Cheapernet Cabling


Table 1. Differences between Ethernet and Cheapernet

	Ethernet (10BASE5)	Cheapernet (10BASE2)
Data Rate	10 M bits/sec.	10 M bits/sec.
Baseband or Broadband	Baseband (Manchester)	Baseband (Manchester)
Cable Length per Segment	500m	185m
Nodes per Segment	100	30
Node Spacing	2.5m	0.5m
Cable Type	0.4 in diameter 50 Ω Double Shielded example: Ethernet Coax.	0.2 in diameter 50 Ω Single or Double Shielded example: RG 58 A/U or RG 58 C/U
Transceiver Cable	Yes, up to 50m	No, not needed
Capacitance per node	4 pF	8 pF
Typical Connector	Clamp-on Tap Connector or Type N Plug Connector	BNC Female Connector

Because of the lower quality cables and connectors used in Cheapernet, there are some drawbacks. The maximum distance for one Cheapernet cable segment is only 185m (600 feet), whereas 500m (1640 feet) for Ethernet. The maximum number of nodes allowed for one Cheapernet cable segment is 30. Ethernet on the other hand allows the maximum of 100 nodes per segment. A BNC "T" connector used in Cheapernet introduces more electrical discontinuity on the transmission line than the clamp-on tap connector widely used for Ethernet. The maximum capacitance load allowed at a

Cheapernet connection is 8 pF, while it is 4 pF for Ethernet. The differences are summarized in Table 1.0.

Since Ethernet and Cheapernet share the same functional and electrical characteristics, both may be mixed in a network as shown in Figure 4. In this hybrid Ethernet/Cheapernet network, it is important to keep the network propagation delay within 46.4 μ s. The network may be expanded as required within this round trip propagation delay limit. Ethernet, for example, may serve as a backbone for Cheapernet in a hybrid Ethernet/Cheapernet network.


Figure 4. Ethernet/Cheapernet Hybrid Network




Figure 5. LANHIB Block Diagram

3.0 ETHERNET/CHEAPERNET NODE DESIGN

Details on LAN High Integration Board (LANHIB) design are presented in this section. The LANHIB is an 82586/80186 shared bus board and can be configured to Ethernet or Cheapernet. The 82586 is used in minimum mode to reduce chip count.

The reader is advised to refer to the 80186, 82586, 82501, and 82502 data sheets. Basic understanding of the 80186 microprocessor is assumed. Figure 5 shows the block diagram of the LANHIB. Schematics are in Appendix A.

3.1 82586 (Min Mode) Interface to the 80186

The 82586 can be placed in minimum mode by strapping the MN/MX pin to V_{CC}. In the minimum mode, the chip directly provides all bus control signals—ALE, RD, WR, DT/R, and DEN, saving the 8288 Bus Controller. The 80186, which is the only other bus master on the shared bus, also generates these bus control signals directly. The HOLDs and HLDA of these two chips are connected together so that only one of the two bus masters can exclusively drive the bus at a time under the HOLD/HLDA protocol. Except for the ALE, all bus signals including address and data lines float when the chip does not have control of the bus. In this design example, RDs, WRs, DT/R and DEN from the two chips are connected together respectively. ALEs

from the two chips are connected to an OR-gate to generate a system ALE. Multiplexed address data lines AD0-AD15 and address lines A15-A19 of the two chips are also connected line by line correspondingly.

3.2 82586 Address Latch Interface

Figure 6 shows the timing of the address signals with respect to the ALE signal. The ALE of the 82586 is OR-ed with the ALE of the 80186 and the result is connected to the latch enable inputs of Octal Transceiver Latches. The latches transfer the input data to the output as long as the latch enable is high, and captures the input data into the latch when the latch enable goes low. In this timing diagram, the setup and hold times of the input data (82586 address) required by the address latch can be verified. Estimating 7 ns of propagation delay in the 74S32, the setup time is $T_{38} + 7$, which is 32 ns at 8 MHz. The hold time for A19 is shorter than the other address lines because it is valid only during T1. The hold time for the A19 is $T_4 - T_{36} - 7$, which is 3 ns. The hold time for the other address lines is $T_{39} - 7$, which is 38 ns. In this design, a 74F373 was chosen to latch address lines A16-A19 and two 74LS373s were used to latch address lines AD0-AD15. Required setup and hold times of the 74F and 74LS 373s are summarized in Table 2.

Note that address lines A16-A18 and BHE of the 82586 are not really needed to be latched. These lines stay valid for an entire memory cycle.




Figure 6. 82586 Address Timing

292010-8

Table 2. 74F and 74LS Data Setup and Hold Time Specifications at 25°C

	74F373			74LS373			Unit
	Min	Nom	Max	Min	Nom	Max	
Data Setup Time	2 ↓			5 ↓			ns
Data Hold Time	3 ↓			20 ↓			ns

3.3 80186 Address Latch Interface

The address latch used by the 82586 is shared by the 80186. Figure 7 shows the 80186 address line timing with respect to the ALE. Again estimating 7 ns delay in the 74S32, the setup time for the latch is $T_{AVAL} + 7$ and the hold time is $T_{LLAX} - 7$. These are 37 ns and 23 ns respectively at 8 MHz. Comparing to the required values shown in Table 2, it is quite obvious that the setup and hold times of the latch are met by wide margins. Note that the 80186's address lines A16–A18 and BHE are not valid for an entire memory cycle; therefore, they have to be latched.

3.4 82586 Memory Interface

The 74LS373 has a delay of 18 ns for input data to reach the output assuming the latch enable is high. A

demultiplexed valid address (output of the address latch), therefore, becomes available after $T_{29} + 18$ measuring from the beginning of T1 (Figure 8). The demultiplexed address remains valid until the ALE of the next memory access becomes active. Upper address lines, A14 through A20, are connected to a 16L8 PAL, which provides address decode logic for all memory devices. The PAL truth table is in Appendix A. The PAL has a maximum of 35 ns propagation delay, so chip selects will become active after $55 + 18 + 35$ ns (max.) from the beginning of T1 as indicated in Figure 8. Since address decode logic is implemented by a PAL, any memory expansion would only require a reprogramming of this PAL.

Two 74LS245 bus transceiver chips are controlled by the DT/R and DEN. Output enable and disable times of the 74LS245 are 40 and 25 ns respectively. The maximum propagation delay when the output enable is active is 12 ns.




Figure 7. 80186 Address Timing




Figure 8. 82586 Memory Interface Timing




Figure 9. 80186 Memory Interface Timing

Address access time is $3 \times T_1 - T_{29} - 18 - T_8 - 12 + n \times T_1$, where n is the number of wait states. For 0 wait states operation at 8 MHz, it is 270 ns minimum. Chip select access time is $3 \times T_1 - T_{29} - 18 - T_8 - 12 + n \times T_1 - 35$, which is 235 ns for 0 wait state operation. Command access time for a read cycle is $2 \times T_1 - T_{40} - T_8 - 12 + n \times T_1$, which is 123 ns. Address setup time for a write cycle is $T_1 - T_{29} - 18 + T_{23}$, which is 52 ns minimum.

To meet these timing requirements, 2764-20s must be used for ROM. Static RAM chips, HM6264P-15, offer very wide timing margins and were selected for this design.

3.5 80186 Memory Interface

Figure 9 shows the timing of the 80186 memory interface. By comparing this figure to Figure 7, it is easy to notice that the 80186 offers a little faster bus interface. For example, TCLRL which is equivalent to T_{40} (0 to 95 ns) of the 82586 is specified as 10 to 70 ns. Since the memory choice satisfies the 82586 memory timing parameters, it also satisfies the 80186 memory timing parameters.

3.6 Memory Map

With 2764-20 EPROMs and 6264P-15 SRAMs, this board has 32 K bytes of ROM space and 16 K bytes of RAM space. Memory map is given in Figure 10. If 27128-20 EPROMs are used, the ROM space becomes 64 K bytes.

3.7 80186 I/O Interface

3.7.1 82586 CHANNEL ATTENTION GENERATION

The active low Peripheral Chip Select 0 ($\overline{PCS0}$) was used to generate a channel attention (CA) signal to the 82586. This way of CA generation satisfies the requirement that the width of a CA which must be wider than a clock period of the system clock.

3.7.2 82586 HARDWARE RESET PORT

$\overline{PCS1}$ of the 80186 will reset the 82586 if any I/O command is executed using this I/O chip select.

3.7.3 82530 INTERFACE

82530 interface to the 80186 was derived from the design example presented in the 82530 SCC-80186 Interface Ap Brief. This document is attached to this Ap Note as Appendix C.




Figure 10. LANHIB Memory Map

3.7.4 82501 LOOPBACK CONFIGURATION PORT

A 74LS74 D-type flip flop was used for this port. On power up, it configures the 82501 to Non-Loopback mode by providing a high level to pin 3 ($\overline{LOOPBACK}$). The chip select is generated from the 80186's $\overline{PCS2}$ and the synchronized \overline{WR} command of the 82530 interface. The least significant bit of I/O output data becomes the state of the 82501's pin 3.

3.7.5 ON-BOARD INDIVIDUAL ADDRESS PORT

To provide the 82586 a hardware configured host address, a 32x8 ROM is connected to the bus. The chip select for this ROM is generated from the 80186's $\overline{PCS3}$, so that the address for the ROM is mapped into the I/O space. Six or two (IEEE 802.3 specified address lengths) consecutive I/O reads starting from the lowest address of ROM will transfer the board address stored in the ROM to an IA-Setup command block of the 82586.

3.8 82586 Ready Signal Generation

82586 asynchronous ready (ARDY) signal is generated from a shift register. The shift register provides the 82586 a "normally ready" signal. When a wait state is needed, the ready signal is dropped to the low state. As shown in Table 3, the 82586 can be programmed to have 0 to 8 wait states by setting the DIP switch properly. Even though the on-board memory devices are

Table 3. DIP Switch Settings for Various Numbers of 82586 Wait States

Dip Switch Setting								Number of Wait States the 82586 Inserts
7	6	5	4	3	2	1	0	
1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	0	0	2
1	1	1	1	1	0	0	0	3
1	1	1	1	0	0	0	0	4
1	1	1	0	0	0	0	0	5
1	1	0	0	0	0	0	0	6
1	0	0	0	0	0	0	0	7
0	0	0	0	0	0	0	0	8

1 = Switch Open
0 = Switch Closed

fast enough for 0 wait states operation, this programmable wait state capability was added so that the effect of wait states on the 82586 performance could be evaluated.

3.9 82501 Circuits

Since the 82501 is designed to work with the 82586, no interfacing circuits are required.

The transceiver cable side of the 82501 requires some passive components. The receive and collision differential inputs must be terminated by $78\Omega \pm 5\%$ resistors. Common mode voltages on these differential inputs are established internally. $240\Omega \pm 5\%$ pull down resistors must be connected on the TRMT and $\overline{\text{TRMT}}$ output pins.

A $0.022 \mu\text{F} \pm 10\%$ capacitor connected between pin 1 and 2 of the 82501 is for the analog phase-locked loop.

Connected between the X1 and X2 pins is a 20 MHz parallel resonant quartz crystal (antiresonant with 20 pF load fundamental mode). An internal divide-by-two counter generates the 10 MHz clock. Since both Ethernet and Cheapernet tolerate an error of only $\pm 0.01\%$ in bit rate, a high quality crystal is recommended. The accuracy of a crystal should be equal to or better than $\pm 0.002\%$ @ 25°C and $\pm 0.005\%$ for $0-70^\circ\text{C}$. A 30–35 pF capacitor is connected from each crystal pin (X1 and X2) to ground in order to adjust effective capacitance load for the crystal, which should be about 20 pF including stray capacitance.

3.10 82502 Circuits

3.10.1 ISOLATION AND POWER REQUIREMENTS

The IEEE 802.3 standard requires an electrical isolation within the transceiver (MAU). Cheapernet

(10BASE2) requires the isolation means to withstand 500V ac, rms for one minute. Ethernet (10BASE5) requires 250 Vrms. This electrical isolation is normally accomplished by transformer coupling of each signal pair. The kind of transformers recommended for the 82502 are the pulse transformers which have a 1:1 turn ratio and at least 50 microhenry inductance. PE64102 and PE64107 manufactured by Pulse Engineering are found to be good selections for this purpose. The PE 64102 offers 500 Vrms isolation. The PE64107 offers 2000 Vrms isolation. Both products provide three transformers in one package. Even though the current Type 10BASE5 specification requires only 250 Vrms, it is very common to have a higher isolation, at least 500 Vrms, in transceivers.

The standard specifies the voltage input level and maximum current allowed on the power pair of the transceiver cable. The voltage level may be between +11.28V dc and +15.75V dc. The maximum current is limited to 500 mA. Since the 82502 requires +10V $\pm 10\%$ and +5V $\pm 10\%$ as power, there has to be a DC/DC converter. In addition the DC/DC converter must be isolated due to the requirement described above. The DC/DC converter should be able to supply about 100 mA on the +10V line and 60 mA on the 5V line. The efficiency required in the converter is, therefore, $((11\text{V} \times 100 \text{ mA} + 5.5\text{V} \times 60 \text{ mA}) / ((11.28\text{V} - 0.5\text{A} \times 4\Omega) \times 500 \text{ mA})) \times 100 = 31\%$ worst case. 4Ω is the maximum round trip resistance the power pair may have. 82502's CMOS process is the major contributor to this low DC/DC efficiency requirement.

Since the DC/DC converter has an isolation transformer inside, the output voltages are all floating voltages. The 0V output of the converter, for example, has no voltage relationship with the DTE's ground. The V_{SS} and AV_{SS} pins of the 82502 should be connected to the 0V output of the DC/DC converter which is the 82502's ground (reference voltage).

Both Pulse Engineering and Reliability Incorporated produce DC/DC converters that meet the 82502's requirements. The Pulse Engineering's part number is PE64369 (enclosed in this design kit). The device measures about 1.5" x 1.5" x 0.5" and provides 2000 Vrms breakdown. The Reliability's part number is 2E12R10-5. Preliminary data sheets are available from Reliability.

3.10.2 OTHER PASSIVE AND ACTIVE DEVICES FOR THE 82502

A $78\Omega \pm 5\%$ resistor is required to terminate the transmit pair of the Transceiver cable. The chip has an internal circuit that establishes a common mode voltage, thus no voltage divider is required. The receive and collision pair drivers need pull up resistors. A $43.2 \pm 1\%$ resistor must be connected from each output pin to +5V.

A $243\Omega \pm 0.5\%$ precision resistor is required on the REXT pin to the ground. The accuracy of this resistor is very important since this resistor is a part of current and voltage reference circuits in the analog sections of the 82502.

Grounding the HBD (Heartbeat Disable) pin will allow the chip to perform Signal Quality Error check (Heartbeat) as required by the IEEE 802.3. The chip will transmit the collision presence signal after each transmission during Interframe Spacing (IFS) time. In a repeater application, this feature is disabled (HBD = +5V).

Diodes connected on the CXTD pin are to reduce the capacitive loading onto the coaxial cable. One diode is sufficient, but two will provide a protection in case one burns out (Short Circuit). The diode should have about 2 pF shunt capacitance at $V_d = 0V$ and be able to handle at least 100 mA when biased in forward direction. A few candidates are 1N5282, 1N3600, and 1N4150.

A 100 Ω fusible resistor connected on the CXRD pin is purely for protection. It is there as a fuse, not as a resistor. The 82502 works without this resistor. The IEEE 802.3, however, states that “component failures within the MAU (Media Attachment Unit or Transceiver) electronics should not prevent communication

among other MAUs on the coaxial cable.” It is recommending a transceiver design that minimizes the probability of total network failure. The fusible resistor will provide an open circuit in an event of excess current. A short circuit from the CXRD pin to ground will not bring down the network due to the blown fuse.

An 8 M Ω resistor connected between the coaxial cable shield and the Transceiver cable shield will provide a static discharge path. The Ethernet coaxial cable should also have an effective earth ground at one point in a network as required by the standard. A 0.01 μF in parallel to the 8 M Ω resistor provides ground for RF signals.

3.10.3 LAYOUT CONSIDERATION FOR THE 82502 CIRCUITS

It is strongly recommended that the board have a special ground plane for the 82502 (see Figure 11). The 0V (reference) output of the isolated DC/DC converter should be connected to the ground plane. The V_{SS} and AV_{SS} pins of the 82502 should be connected to the ground plane with minimum lead wires.

There should be a 0.22 μF capacitor connected between the coaxial cable shield and ground. The signal path from the coax. shield through the 0.22 μF capacitor to




Figure 11. Ground Plane for the 82502

the ground should be kept as short as possible—leads of the 0.22 μ F capacitor should be as short as possible.

The path length from the CXTD pin through two diodes to the center conductor of the coax should also be minimized.

These are recommendations which will produce a more reliable circuit if followed carefully. Remember that the 82502 has analog circuits in it.

4.0 DEMONSTRATION SOFTWARE

The demonstration software included in this Ap Note is called "Traffic Simulator and Monitor Station" (TSMS) program. The TSMS program is written in PL/M and has the following features:

1. Programmable network load generation
2. Network statistical monitoring capabilities
3. Interactive command execution of all 82586 commands
4. Interactive buffer monitoring

The environment created with the TSMS program was found to be very useful for network debugging and other individual station's hardware and software debugging. The TSMS software listing is found in Appendix B.

The 82586 Data Link Driver presented in Application Note 235 (Chapter 4 of the LAN Components User's Manual) currently runs only on the iSBC 186/51. The software will be modified to run on the LANHIB and made available as another demonstration software.

4.1 Programming PROMs to Run the TSMS Program

By returning the card enclosed in this kit or by contacting Insite, the TSMS program and related submit files can be obtained on a diskette. Files that are on the diskette are:

```
TSMS.PLM
IO.PLM
INI186.PLM
LANHIB.CSD
SBC.CSD
IUPHIB.CSD
IUPSBC.CSD
HI.BYT
LO.BYT
ROM.CSD
```

HI.BYT and LO.BYT are the files which can be downloaded to PROMs directly. These files are already configured for the LANHIB. The submit file ROM.CSD

invokes the Intel PROM Programming Software (iPPS) under the ISIS-II operation system and programs two 2764 EPROMs. The Intel Universal Programmer must be placed in ON-LINE mode.

Other files contained in the diskette are for compiling and locating the original TSMS program. Using these files, the original TSMS program can be changed or can be compiled for an iSBC 186/51. 'TSMS.PLM' is the original TSMS source program. 'IO.PLM' contains the IO driver needed when the TSMS program is run on the iSBC 186/51. INI186.PLM is the LANHIB initialization routine. LANHIB.CSD is the submit file that compiles, links, and locates the TSMS program and the LANHIB initialization routine. SBC.CSD compiles, links, and locates the TSMS program and the IO driver for the iSBC 186/51. IUPHIB.CSD programs two 2764s for the LANHIB. IUPSBC.CSD programs two 2764s for the iSBC 186/51.

Therefore, if the TSMS program is to be run on the LANHIB (Demo board), steps required are:

1. submit LANHIB
2. submit IUPHIB

If the TSMS program is to be run on the iSBC 186/51, steps required are:

1. submit SBC
2. submit IUPSBC

4.2 Capabilities and Limits of the TSMS Program

The TSMS program initializes the LANHIB Ethernet/Cheapernet station by executing 82586's Diagnose, Configure, IA-Setup, and MC-Setup commands. The program asks a series of questions in order to set up a linked list of these 82586 commands. After initialization is completed, the program automatically starts the 82586's Receive Unit (monitoring capability). Transmissions are optional (traffic simulation capability).

The TSMS program has two modes of operation: Continuous mode and Interactive Command Execution mode. The program automatically gets into the Continuous mode after initialization. The Interactive Command Execution mode can be entered from the Continuous mode. Once entered in the Continuous mode, the software uses the format shown in Figure 12 to display information. Detailed description of each of these fields is as follows:

Host Address: host (station) address used in the most recently prepared IA-Setup command. The software simply writes the address stored in the IA-Setup command block with its least significant bit being in the most right position. Note that if the IA-Setup com-




Figure 12. Continuous Mode Display

mand was just set up and not executed, the address displayed in this field may not be the address stored in the 82586.

Multicast Address(es): multicast addresses used in the most recently prepared MC-Setup command. As in the case of host address, the software simply writes the addresses stored in the MC-Setup command block. Note that if the MC-Setup command was just set up and not executed, the addresses displayed in this field may not be the addresses stored in the 82586.

Destination Address: destination address stored in the transmit command block if AL-LOC=0. If AL-LOC=1, destination address is picked up from the transmit buffer. The least significant bit is in the most right position.

Frame Length: transmit frame byte count including destination address, source address, length, data, and CRC field.

Time Interval Between Transmit Frames: approximate time interval obtainable between transmit frames (Figure 13). The number is correct if there are no other stations transmitting on the network.

Network Percent Load Generated by This Station: approximate network percent load that is generated by this station (Figure 13). The number is correct if there are no other stations transmitting on the network.

Transmit Frame Terminal Count: number of frames this station will transmit before it stops network traffic load generation. If this station is transmitting indefinitely, this field will be 'Not Defined'.

82586 Configuration Block: configuration parameters used in the most recently prepared Configure command. As in the case of IA-Setup command, the soft-

ware simply writes the parameters from the Configure command block. The least significant byte (FIFO Limit) of the configuration parameters is printed in the most left position.

of Good Frames Transmitted: number of good frames transmitted. This is a snap shot of the 32-bit transmit frame counter. It is incremented only when both C and OK bits of the transmit command status are set after an execution. The counter is 32-bit wide.

of Good Frames Received: number of good frames received. This is a snap shot of the 32-bit receive frame counter. It is incremented only when both C and OK bits of a receive frame descriptor status are set after a reception. The counter is 32-bit wide.

CRC Errors: number of frames that had a CRC error. This is a snap shot of the 16-bit CRC counter maintained by the 82586 in the SCB.

Alignment Errors: number of frames that had an alignment error. This is a snap shot of the 16-bit alignment counter maintained by the 82586 in the SCB.

No Resource Errors: number of frames that had a no resource error. This is a snap shot of the 16-bit no resource counter maintained by the 82586 in the SCB.

Receive Overrun Errors: number of frames that had a receive overrun error. This is a snap shot of the 16-bit receive overrun error counter maintained by the 82586 in the SCB.

If the station is actively transmitting, # of good frames transmitted should be incrementing. If the station is actively receiving frames, # of good frames received should be incrementing. In this continuous mode, a user can see the activities of the network.




Figure 13. Network Percent Load

Hitting any key on the keyboard while the program is running in the Continuous mode will exit the mode. The program will respond with a message 'Enter Command (H for Help) → '. In this Interactive Command Execution mode, a user can set up any one of the 82586 action commands and/or execute any one of the 82586 SCB control commands. Setting up a Dump command and executing a SCB Command Unit Start command will, for example, execute the Dump command. Display commands are also available to see the contents of the 82586's data structure blocks. A display command will enable a user to see the contents of the 82586's dump (see Section 6.3).

Typing 'E' after 'Enter command (H for help) → ', executing a SCB Command Unit Start command with a transmit command, or executing a SCB Receive Unit Start command will exit the Interactive Command Execution mode. The program will be back in the Continuous mode. Using this Interactive Command Execution mode, one can, for example, reconfigure the station and come back to the Continuous mode. Section 6 lists actual example executions of the TSMS program.

The TSMS program should be run in an 8 MHz system. The software running at 8 MHz with a maximum of 2 wait states has been tested and verified to be able to receive back-to-back frames separated by 9.6 microseconds and still keep track of the correct number of frames received. This capability, for example, can be used to find out exactly how many frames a new station in the network had transmitted.

The software does not perform extensive loopback tests and hardware diagnostics during the initialization. A loopback operation can be performed interactively in the Interactive Command Execution mode.

The software allows a user to set up only 8 multicast addresses maximum. It is not possible with this program to set up more than 8 multicast addresses.

The command chaining feature of the 82586 is not used in the Interactive Command Execution mode. Each command setup performed by a 'S' command after 'Enter command (H for help) → ' sets up a command with its EL bit set, I bit reset, and S bit reset. Diagnose, Configure, IA-Setup, and MC-Setup commands are chained together during the initialization routine and executed at once with only one CA.

The software sets up 5 Receive Frame Descriptors linked in a circular list. Therefore, a user can see only the last 5 frames the station has received. It also sets up 5 receive buffers, each being 1514 bytes long, linked in circle. Therefore, the 82586 never goes into the NO RESOURCES state.

4.3 Example Executions of the TSMS Program

This section presents three example executions of the TSMS program. When the TSMS program needs a command to be typed, it asks a question with '→ '. Anything after '→ ' is what a user needs to type in on the keyboard. To switch from the continuous mode to the interactive command execution mode, type any key on the keyboard.

4.3.1 EXAMPLE 1: EXTERNAL LOOPBACK EXECUTION

In this example, 500 external loopback transmissions and receptions are executed (Figure 14). In order for the software to process each loopback properly, a large delay was given between transmissions.

4.3.2 EXAMPLE 2: FRAME RECEPTION IN PROMISCUOUS MODE

The 82586 is configured to receive any frame that exists in the network (Figure 15). In this example, the station received 100 frames.

4.3.3 EXAMPLE 3: 35.7% NETWORK TRAFFIC LOAD GENERATION

The station is programmed to transmit 118 byte long frames with a time interval of 159.4 microseconds in between (Figure 16). The network load is about 35.7 percent if no other stations are transmitting in the network.

A key was hit to enter the Interactive Command Execution mode. In that mode, a Dump command was executed and the result was displayed. After the Dump execution, a transmit command was set up again and the station was put in the Continuous mode.

Traffic Simulator and Monitor Station Program

Initialization begun

Configure command is set up for default values.

Do you want to change any bytes? (Y or N) ==> Y

Enter byte number (1 - 11) ==> 4

Enter byte 4 (4H) ==> A6H

Any more bytes? (Y or N) ==> Y

Enter byte number (1 - 11) ==> 11

Enter byte 11 (BH) ==> 6

Any more bytes? (Y or N) ==> N

Configure the 586 with the prewired board address ==> N

Enter this station's address in Hex ==> 000000002200

You can enter up to 8 Multicast Addresses.

Would you like to enter a Multicast Address? (Y or N) ==> N

You entered 0 Multicast Address(es).

Would you like to transmit?

Enter a Y or N ==> Y

Enter a destination address in Hex ==> 000000002200

Enter TYPE ==> 0

How many bytes of transmit data?

Enter a number ==> 2

Transmit Data is continuous numbers (0, 1, 2, 3, ...)

Change any data bytes? (Y or N) ==> N

Enter a delay count ==> 10000000000

The number is too big.

It has to be less than or equal to 65535 (FFFFH).

Enter a number ==> 60000

Setup a transmit terminal count? (Y or N) ==> Y

Enter a transmit terminal count ==> 500

Destination Address: 00 00 00 00 22 00

Frame Length: 20 bytes

Time Interval between Transmit Frames: 30.18 miliseconds

Network Percent Load generated by this station: .0 %

Transmit Frame Terminal Count: 500

Good enough? (Y or N) ==> Y

Receive Unit is active.

292010-16

Figure 14. External Loopback Execution

```

---Transmit Command Block---
0000 at 033E
8004
FFFF
034E
2200
0000
0000
0000

Hit <CR> to countinue
transmission started!

***** Station Configuration *****
Host Address: 00 00 00 00 22 00
Multicast Address(es): No Multicast Addresses Defined
Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 30.18 miliseconds
Network Percent Load generated by this station: .0 %
Transmit Frame Terminal Count: 500
82586 Configuration Block: 08 00 A6 00 60 00 F2 00 00 06

***** Station Activities *****
# of Good    # of Good    CRC           Alignment    No           Receive
Frames       Frames       Errors        Errors       Resource    Overrun
Transmitted  Received
500          500         0             0            0           0

```

292010-17

Figure 14. External Loopback Execution (Continued)

Traffic Simulator and Monitor Station Program

```

Initialization begun

Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 9
Enter byte 9 (9H) ==> 1
Any more bytes? (Y or N) ==> N
Configure the 586 with the prewired board address ==> Y
You can enter up to 8 Multicast Addresses.
Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).

Would you like to transmit?
Enter a Y or N ==> N

Receive Unit is active.

***** Station Configuration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40

***** Station Activities *****

# of Good   # of Good   CRC          Alignment   No          Receive
Frames      Frames      Errors       Errors      Resource    Overrun
Transmitted Received
0           100         0            0           0           0
Enter command (H for help) ==> D

Command Block or Receive Area? (R or C) ==> R
Frame Descriptors:
4000 at 036C  A000 at 0382  A000 at 0398  A000 at 03AE  A000 at 03C4
0000           0000         0000         0000         0000
0382           0398         03AE         03C4         036C
03DA           03E4         03EE         03F8         0402
2200           2200         2200         2200         2200
2200           2200         2200         2200         2200
0000           0000         0000         0000         0000

```

292010-18

Figure 15. Frame Reception in Promiscuous Mode

```
0000      0000      0000      0000      0000
0000      0000      0000      0000      0000
0000      0000      0000      0000      0000
0000      0000      0000      0000      0000
```

Receive Buffer Descriptors:

```
C064 at 03DA  C064 at 03E4  C064 at 03EE  C064 at 03F8  C064 at 0402
03E4      03EE      03F8      0402      03DA
040C      09F6      0FE0      15CA      1BB4
0000      0000      0000      0000      0000
05DC      05DC      05DC      05DC      05DC
```

Display the receive buffers? (Y or N) ==> Y

Receive Buffers:

Receive Buffer 0 :

```
002C:014C 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:015C 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:016C 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:017C 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:018C 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:019C 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:01AC 60 61 62 63
```

Hit <CR> to countinue

Receive Buffer 1 :

```
002C:0736 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:0746 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:0756 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:0766 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:0776 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:0786 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:0796 60 61 62 63
```

Hit <CR> to countinue

Receive Buffer 2 :

```
002C:0D20 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:0D30 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:0D40 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:0D50 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:0D60 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:0D70 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:0D80 60 61 62 63
```

Hit <CR> to countinue

Receive Buffer 3 :

```
002C:130A 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:131A 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:132A 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:133A 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:134A 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:135A 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:136A 60 61 62 63
```

Hit <CR> to countinue

Figure 15. Frame Reception in Promiscuous Mode (Continued)

```
Receive Buffer 4 :
002C:18F4 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:1904 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:1914 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:1924 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:1934 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:1944 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:1954 60 61 62 63

Hit <CR> to countinue

Enter command (H for help) ==> E

***** Station Cofiguration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40

***** Station Activities *****

# of Good # of Good CRC Alignment No Receive
Frames Good Frames Errors Errors Resource Overrun
Transmitted Received Errors Errors Errors Errors
0 100 0 0 0 0

292010-20
```

Figure 15. Frame Reception in Promiscuous Mode (Continued)

Traffic Simulator and Monitor Station Program

```
Initialization begun
```

```
Configure command is set up for default values.  
Do you want to change any bytes? (Y or N) ==> N  
Configure the 586 with the prewired board address ==> Y  
You can enter up to 8 Multicast Addresses.  
Would you like to enter a Multicast Address? (Y or N) ==> N  
You entered 0 Multicast Address(es).
```

```
Would you like to transmit?  
Enter a Y or N ==> Y  
Enter a destination address in Hex ==> FFFFFFFF
```

```
Enter TYPE ==> 0  
How many bytes of transmit data?  
Enter a number ==> 100  
Transmit Data is continuous numbers (0, 1, 2, 3, ... )  
Change any data bytes? (Y or N) ==> N
```

```
Enter a delay count ==> 0
```

```
Setup a transmit terminal count? (Y or N) ==> N
```

```
Destination Address: FF FF FF FF FF FF  
Frame Length: 118 bytes  
Time Interval between Transmit Frames: 159.4 microseconds  
Network Percent Load generated by this station: 35.7 %  
Transmit Frame Terminal Count: Not Defined
```

```
Good enough? (Y or N) ==> Y
```

```
Receive Unit is active.
```

```
---Transmit Command Block---  
0000 at 033E  
8004  
FFFF  
034E  
FFFF  
FFFF  
FFFF  
0000
```

```
Hit <CR> to countinue
```

292010-21

Figure 16. 35.7% Network Load Generation

transmission started!

***** Station Configuration *****

Host Address: 00 AA 00 00 18 6D
 Multicast Address(es): No Multicast Addresses Defined
 Destination Address: FF FF FF FF FF FF
 Frame Length: 118 bytes
 Time Interval between Transmit Frames: 159.4 microseconds
 Network Percent Load generated by this station: 35.7 %
 Transmit Frame Terminal Count: Not Defined
 82586 Configuration Block: 08 00 26 00 60 00 F2 00 00 40

***** Station Activities *****

# of Good Frames Transmitted	# of Good Frames Received	CRC Errors	Alignment Errors	No Resource Errors	Receive Overrun Errors
10459	0	0	0	0	0

Enter command (H for help) ==> H

Commands are:

S - Setup CB D - Display RFD/CB
 P - Print SCB C - SCB Control CMD
 L - ESI Loopback On N - ESI Loopback Off
 A - Toggle Number Base
 Z - Clear Tx Frame Counter
 Y - Clear Rx Frame Counter
 E - Exit to Continuous Mode

Enter command (H for help) ==> S

Enter command block type (H for help) ==> H

Command block type:

N - Nop I - IA Setup
 C - Configure M - MA Setup
 T - Transmit R - TDR
 D - Diagnose S - Dump Status
 H - Print this message

Enter command block type (H for help) ==> S

Enter command (H for help) ==> C

Do you want to enter any SCB commands? (Y or N) ==> Y

Enter CUC ==> 1

Enter RES bit ==> 0

Enter RUC ==> 0

Issued Channel Attention

Enter command (H for help) ==> D

292010-22

Figure 16. 35.7% Network Load Generation (Continued)

```

Command Block or Receive Area? (R or C) ==> C
---Dump Status Command Block---
A000 at 0364
8006
FFFF
27D6

Dump Status Results
at 27D6
00 E8 3F 26 08 60 00 FA 00 00 40 FF 6D 18 00 00
AA 00 40 20 00 00 00 00 00 FF FF FF FF B5 9E EE CF
62 63 3F B0 00 00 00 00 00 00 00 00 FF 85 08 FC
00 00 00 00 00 00 00 00 00 00 00 00 70 03 06 00
DC 05 00 00 0C 04 DC 05 E4 03 DA 03 DA 03 78 05
82 03 6C 03 F8 03 64 80 D6 27 E8 21 FF FF 4E 03
06 80 FF FF 64 03 00 00 D2 02 00 00 00 00 00 00
00 00 D6 27 00 01 00 28 00 00 00 00 30 26 00 00
20 00 40 06 30 01 00 00 90 00 10 01 00 00 6C 03
00 00 6A 03 0E 00 6C 28 00 00 74 03 00 00 00 00
00 00 00 00 00 C0 00 00 00 00

Enter command (H for help) ==> S

Enter command block type (H for help) ==> T
Enter a destination address in Hex ==> FFFFFFFFFF

Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 100
Transmit Data is continuous numbers (0, 1, 2, 3, ... )
Change any data bytes? (Y or N) ==> N

Enter a delay count ==> 0

Setup a transmit terminal count? (Y or N) ==> N

Destination Address: FF FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined

Good enough? (Y or N) ==> Y

Enter command (H for help) ==> C

Do you want to enter any SCB commands? (Y or N) ==> Y
Enter CUC ==> 1
Enter RES bit ==> 0
Enter RUC ==> 0
Issued Channel Attention

```

292010-23

Figure 16. 35.7% Network Load Generation (Continued)

```

***** Station Configuration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
Destination Address: FF FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 00 00 40

***** Station Activities *****

# of Good      # of Good      CRC           Alignment     No           Receive
Frames         Frames         Errors        Errors        Resource     Overrun
Transmitted    Received
106020         0              0             0             0            0
    
```

292010-24

Figure 16. 35.7% Network Load Generation (Continued)

5.0 IN CASE OF DIFFICULTY

This section presents methods of troubleshooting (“debugging”) a LANHIB board. When a LANHIB board is powered up with the TSMS program stored in EPROMs, it should display “TRAFFIC SIMULATOR AND MONITOR STATION PROGRAM” message on a terminal screen. If the message is not displayed, the board has to be debugged. Section 5.1 describes basic 80186/82586 system troubleshooting procedures. Section 5.2 is for troubleshooting 82501 and 82502 circuits. After the 80186/82586 system is debugged, the 82501/82502 circuits have to be tested.

5.1 Troubleshooting 80186/82586 System

Shown in Figure 17 is a flow chart for troubleshooting 80186/82586 system. The procedure requires an oscilloscope. A logic analyzer is needed if problems appear to be serious. The procedures will debug the board to the point where the 82530 is initialized properly. If the 82530 can be initialized properly, ROM and RAM interfaces must be functioning. Board initialization routines (INI186.PLM) linked to the TSMS program requires ROM and RAM accesses. Since the 82586 shares most of the system with the 80186, no special debugging is required for the 82586. Wiring of all 82586 parallel signal pins should, however, be checked.

The flow chart branches to two major paths after the first decision box. One path debugs the RS-232 channel

and the other debugs the 80186/82586 system. The waveform of the TRXCB output of the 82530 determines which path to be taken. If the 82530 is getting programmed properly, there should be 153.6 KHz ($1/f = 6.51 \mu s$) clock on this output pin. If there is a clock, the problem is probably in the RS-232 interface. If there is no clock, then the system has to be debugged using a logic analyzer.

5.2 Troubleshooting 82501/82502 Circuits

If the TSMS program runs on the LANHIB but the 82586 is not able to transmit or receive, there must be a problem in 82501/82502 circuits. The flow chart in Figure 19 will guide troubleshooting in these circuits. An oscilloscope is required.


The board should be configured to Cheapernet and disconnected from the network. Two terminators will be required to terminate a “T” BNC connector providing an effective load resistance of 25Ω to the 82502.

The 82586 must have the system and transmit clocks running upon reset. Since the transmit clock is generated by the 82501, the 82501 transmit clock output pin (pin 16) should be checked. The TSMS program executes 82586’s Diagnose, Configure, IA-Setup, and MC-Setup commands during initialization. If the 82586 has active \overline{CRS} (Carrier Sense) signal, it cannot complete execution of these commands. The 82501 should, therefore, be checked if it is generating inactive \overline{CRS} signal to the 82586 after power up. The LANHIB powers up the 82501 in non-loopback mode.

After making sure that the 82501 is generating proper signals to the 82586, the TSMS program is restarted with an initialization shown in Figure 20. The 82586 is configured to EXT-LPBK=1, TONO-CRS=1, and MIN-FRM-LEN=6. The chip is also loaded with a destination address identical to the source address. If there are no problems in the 82501/82502 circuits, the station will be receiving its own transmitted frames. If problems exist, the station will only be transmitting. Since the 82586 is configured to TONO-CRS (Transmission On NO Carrier Sense), the chip will keep trans-

mitting regardless of the state of carrier sense. The 82501/82502 circuits can then be probed with an oscilloscope at the locations indicated in Figure 21. Probing will catch problems like wiring mistakes, missing load resistors, etc.

Once the station is debugged, it can be connected to the network. If there is a problem in the network, the 82586's TDR command can be used to find the location and nature of the problem.



292010-25

Figure 17. Flowchart for 80186/82586 System Troubleshooting




Figure 17. Flowchart for 80186/82586 System Troubleshooting (Continued)





Figure 18. Example of Logic Analyzer Trace



292010-29

Figure 19. Flowchart for 82501/82502 Circuits Troubleshooting

Traffic Simulator and Monitor Station Program

```
Initialization begun

Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 4
Enter byte 4 (4H) ==> A6H
Any more bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 9
Enter byte 9 (9H) ==> 08H
Any more bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 11
Enter byte 11 (BH) ==> 6
Any more bytes? (Y or N) ==> N
Configure the 586 with the prewired board address ==> N
Enter this station's address in Hex ==> 000000002200
You can enter up to 8 Multicast Addresses.
Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).

Would you like to transmit?
Enter a Y or N ==> Y
Enter a destination address in Hex ==> 000000002200

Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 2
Transmit Data is continuous numbers (0, 1, 2, 3, ... )
Change any data bytes? (Y or N) ==> N
Enter a delay count ==> 0
Setup a transmit terminal count? (Y or N) ==> N

Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 159.4 seconds
Network Percent Load generated by this station: 11.0 %
Transmit Frame Terminal Count: Not Defined

Good enough? (Y or N) ==> Y
```

292010-77

Figure 20. TSMS Initialization for 82501/82502 Circuits Troubleshooting





Figure 21. Probing 82501/82502 Circuits

NOTE:
Numbers are probing sequence.

**APPENDIX A
LANHIB SCHEMATICS
PARTS LIST
PAL EQUATIONS
DIP SWITCH SETTINGS
WIRE WRAP SERVICES**

PARTS LIST


REFERENCES	DESCRIPTION	MFR. PART NO.	MFR. CODE	QTY.
U1	IC	74S32	08D	1
U2	IC	74LS94	08D	1
U3	IC	74LS245	08D	2
U4	IC	74F373	08D	2
U5	IC	74LS373	08D	2
U6-U7	IC	80186	INT	2
U8	IC	82586	INT	1
U9	IC	16L8	08D	1
U10	IC	74LS92	08D	1
U11	IC	74LS74	08D	2
U12	IC	74S74	08D	1
U13	IC	82581	INT	1
U14	IC	82581	INT	1
U15	Pulse Transformer Pack	PE64102	PE	1
U16	IC	82502	INT	1
U17	DC/DC Converter	PE64369	PE	1
U18, U20	IC, 64K-Bit EPROM	2764-20	INT	2
U26	IC	74AS98	08D	1
U22, U23	IC, SRAM	HMG264-15	HIT	2
U24	IC, 256-Bit PROM	T8P185030	TI	1
U25	IC	74AS64	08D	1
U29	IC	82530	INT	1
U30	IC	1489	08D	1
U31	IC	1488	08D	1
U32	IC, 1H-Bit EPROM (Optional)	27210	INT	1
R1-R3, R6	Resistor, 10K ohm, 1/4W, 5%	COML	08D	6
R4, R20	Resistor, 100 ohm, 1/4W, 5%	COML	08D	1
R5	Resistor, 20 ohm, 1/4W, 5%	COML	08D	1
R7, R8, R12	Resistor, 20 ohm, 1/4W, 5%	COML	08D	3
R9, R10	Resistor, 240 ohm, 1/4W, 5%	COML	08D	2
R11	Resistor, 1H ohm, 1/4W, 5%	COML	08D	1
R13-R16	Resistor, 750 ohm (min), 5%	COML	08D	4
R17	Resistor, 48.2 ohm 1/8W, 1% Resistor, 100 ohm, Fusible 1/8W, 5%	COML	RCD	1
R18	Resistor, 2.43 ohm, 1/8W, 0.5%	COML	08D	1
R21, R22	Resistor, 5K ohm, 1/4W, 5%	COML	08D	2
RP1	Resistor Pack, 1K ohm, 16 pin	COML	08D	1
R23-R26	Resistor, 1K ohm, 1/4W, 5%	COML	08D	4
C1-C2	Capacitor, 20pF, 100V, 5%	COML	08D	2
C3	Capacitor, 10uF, 20V	COML	08D	1
C4, C5	Capacitor, 30pF, 100V, 5%	COML	08D	2
C6	Capacitor, 0.022uF, 50V	COML	08D	1
C7	Capacitor, 1.0uF, 50V	COML	08D	1
C11, C12	Capacitor, 0.01uF, 50V	COML	08D	2
C8	Capacitor, 0.01uF, 2KV	COML	08D	1
C9	Capacitor, 0.22uF, 50V	COML	08D	2
CR1	Diode	1N574	08D	1
CR2, CR3	Diode	1N522	08D	2
V1	Parallel Resonant Crystal, 16M Hz	COML	08D	1
V2	Parallel Resonant Crystal, 20M Hz	COML	08D	1




POWER SUPPLY CONNECTIONS


- NOTES:
1. THE BOARD REQUIRES +5V, +12V, AND -12V. MULTIBUS POWER PINS FOR THESE VOLTAGES AND GROUND ARE SHOWN ABOVE.
 2. EACH IC SHOULD HAVE A 0.1uF CAPACITOR BETWEEN POWER PIN AND GROUND PIN. PARTS LIST DOES NOT INCLUDE DECOUPLING CAPACITORS.
 - 3.

MTR. CODE	MANUFACTURE	LOCATION
INT	INTEL CORPORATION	SANTA CLARA, CA
INT	INTECH AMERICA LTD.	SANTA CLARA, CA
INT	AT&T	SAN JOSE, CA
08D	ORDER BY DESCRIPTION	
	(COML SOURCE)	
PE	PULSE ENGINEERING	SAN DIEGO, CA
RCD	RCD COMPONENTS INC.	RANDOLPH, NH
TI	TEXAS INSTRUMENTS	DALLAS, TX






292010-80




292010-81




292010-82

DATA (D7-D0)



292010-83



```

Module Addr_dec
Title 'LANHIB Address Decode Logic
      Kiyoshi Nishide Intel Corp. March, 1986'

"Declarations

PAL1 device 'P16L8';

A0, A14, A15 pin 1, 2, 3;
A16, A17, A18 pin 4, 5, 6;
A19, BHE pin 7, 8;
HLDA, S2 pin 9, 11;
RAMLO, RAMHI pin 18, 17;
ROMLO, ROMHI pin 19, 12;
ROM pin 13;
R104 pin 16;

Equations

!ROMHI = A15 & A16 & A17 & A18 & A19 & (HLDA # S2) & R104;
!ROMLO = !A15 & A16 & A17 & A18 & A19 & (HLDA # S2) & R104;
!ROM = A17 & A18 & A19 & (HLDA # S2) & !R104;
!RAMHI = !A14 & !A15 & !A16 & !A17 & !A18 & !A19 & !BHE & (HLDA # S2);
!RAMLO = !A0 & !A14 & !A15 & !A16 & !A17 & !A18 & !A19 & (HLDA # S2);

End Addr_dec
    
```

PAL Equations

DIP SWITCH SETTINGS FOR VARIOUS OPERATIONS

“1” indicates ON (Switch is closed).
 “0” indicates OFF (Switch is open).
 “X” indicates Don’t Care.

1. To configure the board to Ethernet or Cheapernet:

	SW3 87654321	Comment
Ethernet	XX000000	Transceiver Cable should not be connected.
Cheapernet	XX111111	

2. To run the TSMS program or the Data Link Driver program:

	SW4 87654321	Comment
TSMS Program or Data Link Driver Program	XXXX0001	TSMS program uses the 82530 in Asynchronous Polling mode. Data Link Driver program uses the 825830 in Asynchronous Polling and Vectored Interrupt modes.

3. To select the 2764-20 EPROMs or 27210 EPROM:

	SW3 87654321
2764-20 EPROMs	1XXXXXXXXX
27210 EPROM	0XXXXXXXXX

4. Dip Switch Setting Examples:

	SW3 87654321	SW4 87654321
1) To run the TSMS Program from the 2764-20 EPROMs in Cheapernet Configuration	1X111111	XXXX0010
2) To run the TSMS Program from the 2764-20 EPROMs in Ethernet Configuration	1X000000	XXXX0010
3) To run the TSMS Program or the Data Link Driver program from the 27210 EPROM in Cheapernet Configuration	0X111111	XXXX0001
4) To run the TSMS Program or the Data Link Driver program from the 27210 EPROM in Ethernet Configuration	0X000000	XXXX0001

5. Dip Switch SW2 programs the number of wait states for the 82586 (see Table 3).

WIRE WRAP SERVICES SUPPORTING WRAPID**AUGAT*******Interconnection Systems Division**

40 Perry Avenue
P.O. Box 1037
Attleboro, MA 02703
(617) 222-2202

100935 South Wilcrest Drive
Houston, TX 77099
(713) 495-3100

Automation Delectronics Corporation

1650 Locust Avenue
Bohemia, NY 11716
(516) 567-7007

dataCon, Inc.***

Eastern Division
60 Blanchard Road
Burlington, MA 01803
(617) 273-5800

Mid-Western Division
502 Morse Avenue
Schaumburg, IL 60193
(312) 529-7690

Western Division
2015 Sunburst Street
Chatsworth, CA 91311-6280
(818) 700-0600

South-Western Division
1829 Monetary Lane
Carrollton, TX 75006
(214) 245-6161

European Division
In der Klinge 5
D-7100 Heilbronn, West Germany
(01731) 217 12

DATAWRAP

37 Water Street
Wakefield, MA 01880
(617) 938-8911

Elma/EMS**A Division of Sandberg Industries**

Berkshire Industrial Park
Bethel, CT 06801
(203) 797-9711

1851 Reynolds Avenue
Irvine, CA 92714
(714) 261-9473

3042 Scott Boulevard
Santa Clara, CA 95054
(408) 970-8874

WRAPLEX Corporation

96 Mill Street
Woonsocket, RI 02895
(401) 769-3805

November 1985

*** WRAPID distributors

NOTE:

If your wire wrap service company is not listed here have them contact COMPION, Inc. WRAPID output specifications are provided free of charge to any interested wire wrap services.

**APPENDIX B
SOFTWARE LISTINGS—TSMS PROGRAM AND
LANHIB INITIALIZATION ROUTINE**

```

/*****
/*
/*          Traffic Simulator/Monitor Station Program          */
/*          for 186/586 High Integration Board and             */
/*          iSBC 186/51                                         */
/*
/*          Ver. 1.0          December 17, 1984                */
/*
/*          Kiyoshi Nishide   Intel Corporation                */
/*
/*          *****/

```

```

/* This software can be conditionally compiled to work on the iSBC 186/51 or
   on the LANHIB. If 'set(SBC18651)' is added to the compiler call statement,
   this source program will be compiled for the iSBC18651. */

```

```

1  tsms:
   do:
2  1  declare main label public;
     /* literals */
     $IF SBC18651
     declare lit          literally 'literally',
           true          lit '1',
           false         lit '0',
           forever       lit 'while 1',
           ISCP$LOC$LD   lit 'OFFFOH',
           ISCP$LOC$HI   lit '0',
           SCB$BASE$LO   lit '0',
           SCB$BASE$HI   lit '0',
           CA$PORT       lit 'OC8H',
           BOARD$ADDRESS$BASE lit '0F0H',
           INT$TYPE$586  lit '20H',
           INT$TYPE$TIMER0 lit '30H',
           INT$CTL$TIMER0 lit 'OFF32H',
           INT$7         lit '27H',
           PIC$MASK$130  lit '0E2H',
           PIC$MASK$186  lit 'OFF28H',
           ENABLE$586    lit '0FEH',
           ENABLE$586$186 lit '0EEH',
           PIC$E0I$130   lit '0E0H',
           EDI$CMD0$130  lit '60H',
           EDI$CMD4$130  lit '64H',
           PIC$E0I$186   lit 'OFF22H',
           EDI$CMD0$186  lit '0',
           PIC$VTR$186   lit 'OFF20H',

```

292010-31

Traffic Simulator/Monitor Station Program

```

        TIMERO$CTL          lit 'OFF56H',
        TIMERO$COUNT      lit 'OFF50H',
        MAX$COUNT$A       lit 'OFF52H',
        CA                  lit '0',
        ESI$PORT            lit '0CBH',
        ND$LOOPBACK        lit 'B',
        LOOPBACK            lit '0';

$ELSE

3 1  declare lit          literally 'literally',
      true          lit '1',
      false         lit '0',
      forever       lit 'while 1',
      ISCP$L0C$L0   lit '03FF8H',
      ISCP$L0C$HI   lit '0',
      SCB$BASE$L0   lit '0',
      SCB$BASE$HI   lit '0',
      CA$PORT       lit 'B000H',
      BOARD$ADDRESS$BASE lit 'B180H',
      INT$TYPE$586  lit '12',
      INT$TYPE$TIMERO lit 'B',
      INT$CTL$TIMERO lit 'OFF32H',
      PIC$MASK$186  lit 'OFF28H',
      ENABLE$586    lit '0EFH',
      ENABLE$586$186 lit '0EEH',
      PIC$EOI$186   lit 'OFF22H',
      EDI$CMD0$186  lit '12',
      EDI$CMD4$186  lit 'B',
      TIMERO$CTL    lit 'OFF56H',
      TIMERO$COUNT lit 'OFF50H',
      MAX$COUNT$A lit 'OFF52H',
      CA            lit '0',
      ESI$PORT      lit 'B100H',
      ND$LOOPBACK   lit '1',
      LOOPBACK      lit '0';

$ENDIF

$IF NOT SBC18651

/* System Configuration Pointer */

4 1  declare scp structure
      (
        sysbus byte,
        unused (5) byte,
        iscp$addr$l0 word,
        iscp$addr$hi word
      )
      at (OFFF6H) data (0, 0, 0, 0, 0, 0, ISCP$L0C$L0, ISCP$L0C$HI);

$ENDIF

/* Intermediate System Configuration Pointer */

```

292010-32

Traffic Simulator/Monitor Station Program (Continued)

```

5  1  declare iscp$ptr pointer,
      iscp based iscp$ptr structure
      (
        busy byte,      /* set to 1 by CPU before its first CA to 586,
                        /* cleared by 586 after reading info from it */
        unused byte,   /* unused */
        scb$o word,    /* offset of system control block */
        scb$b (2) word /* base of system control block */
      );

      /* System Control Block */

6  1  declare scb structure
      (
        status word,    /* cause(s) of interrupt, CU state, RU state */
        cmd word,       /* int acks, CU cmd, RESET bit, RU cmd */
        cbl$offset word, /* offset of first command block in CBL */
        rpa$offset word, /* offset of first packet descriptor in RPA */
        crc$errs word,  /* crc error encountered so far */
        aln$errs word,  /* alignment errors */
        rsc$errs word,  /* no resources */
        ovrn$errs word  /* overrun errors */
      );

      /* 82586 Action Commands */

      /* NOP */

7  1  declare nop structure
      (
        status word,
        cmd word,
        link$offset word
      );

      /* Individual Address Setup */

8  1  declare ia$setup structure
      (
        status word,
        cmd word,
        link$offset word,
        ia$address (6) byte
      );

      /* Configure */

9  1  declare configure structure
      (
        status word,
        cmd word,
        link$offset word,
        byte$cnt byte,
        info (11) byte
      );

```

292010-33

Traffic Simulator/Monitor Station Program (Continued)


```
/* Multicast Address Setup */
10 1 declare mc$setup structure
    (
        status word,
        cmd word,
        link$offset word,
        mc$byte$count word,
        mc$address (4B) byte /* only 8 MC addresses are allowed */
    );

/* Transmit */
/* This transmit command is made of one transmit buffer descriptor and one
   151B bytes long buffer. */
11 1 declare transmit structure
    (
        status word,
        cmd word,
        link$offset word,
        bd$offset word,
        dest$adr (6) byte,
        type word
    );

/* Transmit Buffer Descriptor */
12 1 declare tbd structure
    (
        act$count word,
        link$offset word,
        ad0 word,
        ad1 word
    );

/* Transmit Buffer */
13 1 declare tx$buffer (151B) byte;

/* TDR */
14 1 declare tdr structure
    (
        status word,
        cmd word,
        link$offset word,
        result word
    );

/* Diagnose */
15 1 declare diagnose structure
    (
```

292010-34

Traffic Simulator/Monitor Station Program (Continued)

```
        status word,
        cmd word,
        link$offset word
    );

    /* Dump Status */

16  1  declare dump structure
      (
        status word,
        cmd word,
        link$offset word,
        buff$ptr word
      );

    /* Dump Area */

17  1  declare dump$area (170) byte;

    /* Frame Descriptor */

    /* Receive frame area is made of 5 RFDs, 5 RBDs, and 5 1514 bytes long
       buffers. */

18  1  declare rfd (5) structure
      (
        status word,
        el$ word,
        link$offset word,
        bd$offset word,
        dest$adr (3) word,
        src$adr (3) word,
        type word
      );

    /* Receive Buffer Descriptor */

19  1  declare rbd (5) structure
      (
        act$count word,
        next$bd$link word,
        ad0 word,
        ad1 word,
        size word
      );

    /* Receive Buffer */

20  1  declare rbuf (5) structure
      (buffer (1514) byte);

    /* global variables */

21  1  declare status word,          /* UART status */
```

292010-35

Traffic Simulator/Monitor Station Program (Continued)

```

actual word,          /* actual number of chars UART transferred */
c$buf (80) byte,     /* buffer for a line of chars */
dhex byte,          /* number base switch */
ch byte at (@c$buf),
char$count byte,
receive$count dword, /* counter for received frames */
count dword,        /* counter for transmitted frames */
preamble word,      /* preamble length in word */
address$length byte, /* address length in byte */
ad$loc byte,        /* address location control of 82586 */
crc byte,           /* crc length */
goback byte,        /* if set, go back to Continuous Mode */
reset byte,         /* reset flag */
delay word,         /* delay count for transmission delay */
cur$c$offset word,  /* offset of current command block */
current$frame byte, /* offset of frame descriptor just used */
no$transmission byte,
stop$count dword,   /* transmit terminal frame count */
stop byte,
mc$count byte,
z byte,
y byte;

/* external procedures */

22 1 read: procedure (a, b, c, d, e) external;
23 2 declare (a, c) word,
      (b, d, e) pointer;
24 2 end read;

25 1 write: procedure (a, b, c, d) external;
26 2 declare (a, c) word,
      (b, d) pointer;
27 2 end write;

28 1 csts: procedure byte external;
29 2 end csts;

/* utility procedures */

30 1 offset: procedure (ptr) word;

/* This procedure takes a pointer variable (selector:offset), calculates an
absolute address, subtracts the 82586 SCB offset from the absolute address,
and then returns the result as an offset value for the 82586 */

31 2 declare (ptr, ptr$loc) pointer,
      base586 dword,
      w based ptr$loc (2) word;

32 2 ptr$loc = @ptr;

/* 82586 SCB Base Address (20-bit wide in this 186 based system) */

```

292010-36

Traffic Simulator/Monitor Station Program (Continued)

```
33 2      base586 = (shl(double (iscp. scb$b(1)), 16) and 000F0000H) + iscp. scb$b(0);
34 2      return low((shl(double (w(1)), 4) + w(0)) - base586);

35 2      end offset;

36 1      writeln: procedure (a, b, c, d);
          /* This procedure writes a line and put a CR/LF at the end. */
37 2      declare (a, c) word,
          (b, d) pointer;

38 2      call write(a, b, c, d);
39 2      call write(0, @(ODH, OAH), 2, @status);

40 2      end writeln;

41 1      cr$lf: procedure;
          /* This procedure writes a CR/LF. */
42 2      call write (0, @(ODH, OAH), 2, @status);

43 2      end cr$lf;

44 1      pause: procedure;
          /* This procedure breaks a program flow, and waits for a char to be typed. */
45 2      call write(0, @(ODH, OAH, 'Hit <CR> to countinue'), 23, @status);
46 2      call read(1, @c$buf, 80, @actual, @status);
47 2      call cr$lf;

48 2      end pause;

49 1      skip: procedure byte;
          /* This procedure skips all leading blank characters and returns the first
          non-blank character. */
50 2      declare i byte;

51 2      i = 0;
52 2      do while (c$buf(i) = ' ');
53 3      i = i + 1;
54 3      end;
55 2      return i;

56 2      end skip;

57 1      read$char: procedure byte;
```

292010-37

Traffic Simulator/Monitor Station Program (Continued)

```
        /* This procedure reads a line and returns ther first non-blank character. */
58  2      declare i word;
59  2          call read(1, @c$buf, 80, @actual, @status);
60  2          i = skip;
61  2          return(c$buf(i));
62  2      end read$char;

63  1      read$bit: procedure byte;
        /* This procedure reads a bit and returns the value. */
64  2      declare b byte;
65  2          do forever;
66  3              b = read$char;
67  3              if b = '1' then return 1;
68  3              else
69  3                  if b = '0' then return 0;
70  3              else
71  3                  call write(0, @(' Enter a 0 or 1 ==> '), 20, @status);
72  3              end;
73  2      end read$bit;

74  1      yes: procedure byte;
        /* This procedure reads a character and determines if it is a Y(y) or N(n). */
75  2      declare b byte;
76  2          do forever;
77  3              b = read$char;
78  3              if (b = 'Y') or (b = 'y') then return true;
79  3              else
80  3                  if (b = 'N') or (b = 'n') then return false;
81  3              else
82  3                  call write(0, @('ODH, OAH, ' Enter a Y or N ==> '), 22, @status);
83  3              end;
84  2      end yes;

85  1      char$to$int: procedure (c) byte;
        /* This procedure converts a byte of ASCII integer to an integer. */
86  2      declare c byte;
87  2          if ('0' <= c) and (c <= '9') then return (c - 30H);
88  2          else
89  2              if ('A' <= c) and (c <= 'F') then return (c - 37H);
90  2              else
91  2                  
```

292010-38

Traffic Simulator/Monitor Station Program (Continued)

```

92 2          if ('a' <= c) and (c <= 'f') then return (c - 57H);
93 2          else return OFFH;

94 2      end char$to$int;

95 1      int$to$ascii: procedure (value, base, ld, bufadr, width);
/* This procedure converts an interger < OFFFFFFFFFH to an array of ASCII
codes.
Input variables are:  value = integer to be converted,
                     base = number base to be used for conversion,
                     ld = leading character to be filled in,
                     bufadr = buffer address of the array,
                     width = size of array. */

96 2      declare value dword,
          bufadr pointer,
          (i, j, base, ld, width) byte,
          chars based bufadr (1) byte;

97 2          do i = 1 to width;
98 3              j = value mod base;
99 3              if j < 10 then chars (width - i) = j + 30H;
101 3             else chars (width - i) = j + 37H;
102 3             value = value / base;
103 3         end;
104 2         i = 0;
105 2         do while chars (i) = '0' and i < width - 1;
106 3             chars (i) = ld;
107 3             i = i + 1;
108 3         end;
109 2         char$count = width - i;

110 2      end int$to$ascii;

111 1      out$word: procedure (w$ptr, distance);
/* An integer at (selector of w$ptr): (offset of w$ptr + distance) is printed
as a 4 digit hexadecimal number. */

112 2      declare chars(4) byte,
          w$ptr pointer,
          distance byte,
          w based w$ptr (1) word;

113 2          call int$to$ascii(w(distance), 16, '0', @chars(0), 4);
114 2          call write(0, @chars(0), 4, @status);

115 2      end out$word;

116 1      write$int: procedure(dw, t);
/* An integer (dw) is printed in hexadecimal (t = 1) or in decimal (t = 0). */

```

292010-39

Traffic Simulator/Monitor Station Program (Continued)

```

117 2      declare dw dword,
           chars (10) byte,
           t byte;

118 2      if t then
119 2      do;
120 3          call int%to%ascii(dw, 16, 0, @chars(0), 8);
121 3          call write(0, @chars(8-char%count), char%count, @status);
122 3      end;
123 2      else
124 3          do;
125 3          call int%to%ascii(dw, 10, 0, @chars(0), 10);
126 3          call write(0, @chars(10-char%count), char%count, @status);
127 2      end;

127 2      end write%int;

128 1      out%dec%hex: procedure(dw);

           /* This procedure prints an integer in decimal and hexadecimal. */

129 2      declare dw dword;

130 2          call write%int(dw, 0);
131 2          call write(0, @(' '), 2, @status);
132 2          call write%int(dw, 1);
133 2          call write(0, @('H)'), 2, @status);

134 2      end out%dec%hex;

135 1      write%offset: procedure(w%ptr);

           /* This procedure takes a pointer variable, converts it to a 82586 type offset,
           and prints it in hexadecimal. */

136 2      declare w%ptr pointer,
           w word;

137 2          call write(0, @(' at '), 4, @status);
138 2          w = offset(w%ptr);
139 2          call out%word(@w, 0);
140 2          call write(0, @(' '), 2, @status);

141 2      end write%offset;

142 1      write%address: procedure (ptr);

           /* This procedure takes a pointer variable and prints it in the
           'selector:offset' format. */

143 2      declare (ptr, ptr%loc) pointer,
           w based ptr%loc (2) word;

144 2          ptr%loc = @ptr;

```

292010-40

Traffic Simulator/Monitor Station Program (Continued)

```

145 2      call out$word(@w(1), 0);
146 2      call write(0, @(' '), 1, @status);
147 2      call out$word(@w(0), 0);
148 2      call write(0, @(' '), 1, @status);

149 2      end write$address;

150 1      print$wds: procedure(w$ptr, no$words);
          /* This procedure prints no$words number of words starting at w$ptr. */

151 2      declare w$ptr pointer,
          (i, no$words) byte;

152 2      if no$words <> 0 then
153 2      do;
154 3          call cr$lf;
155 3          do i = 0 to no$words - 1;
156 4              call out$word(w$ptr, i);
157 4              if i = 0 then
158 4                  call write$offset(w$ptr);
159 4                  call cr$lf;
160 4              end;
161 3          end;

162 2      end print$wds;

163 1      print$str: procedure (str$ptr, len);
          /* This procedure prints len number of bytes starting at str$ptr. */

164 2      declare (len, i) byte,
          chars (2) byte,
          str$ptr pointer,
          str based str$ptr (1) byte;

165 2      if len <> 0 then
166 2      do i = 0 to (len - 1);
167 3          call int$to$ascii(str(i), 16, '0', @chars(0), 2);
168 3          call write(0, @chars(0), 2, @status);
169 3          call write(0, @(' '), 2, @status);
170 3          end;
171 2          call cr$lf;

172 2      end print$str;

173 1      print$buff: procedure (ptr, cnt);
          /* This procedure prints cnt number of buffer contents starting at ptr. */

174 2      declare ptr pointer,
          bt based ptr (1) byte,
          (i, j) byte,
          cnt word;

```

292010-41

Traffic Simulator/Monitor Station Program (Continued)


```

175 2         if cnt > 16 then
176 2         do;
177 3             i = shr(cnt, 4) - 1;
178 3             do j = 0 to i;
179 4                 call write$address(@bt(16*j));
180 4                 call print$str(@bt(16*j), 16);
181 4                 if (j = 20) or (j = 40) or (j = 60) or (j = 80) then
182 4                     call pause;
183 4             end;
184 3             i = i + 1;
185 3             if cnt-16*i <> 0 then call write$address(@bt(16*i));
186 3             call print$str(@bt(16*i), cnt-16*i);
187 3         end;
188 3         else
189 2         do;
190 3             call write$address(@bt(0));
191 3             call print$str(@bt(0), cnt);
192 3         end;
193 2     end print$buff;

194 1     read$int: procedure (limit) dword;

/* This procedure reads integer characters and forms an integer.  If the
integer is bigger than 'limit' or an overflow error is encountered, then
an error message is printed. */

195 2     declare (wd, wh, limit) dword,
                (i, j, k, done, hex, dover, hover) byte;

196 2     do forever;
197 3         call read(1, @c$buf, 80, @actual, @status);
198 3         i, k = skip;
199 3         hex, done, dover, hover = false;
200 3         wd, wh = 0;
201 3         j = char$to$int(c$buf(i));
202 3         do while j <= 15;
203 4             if j > 9 then hex = true;
204 4             if not dover then
205 4                 if wd > 429496729 then dover = true;
206 4                 else if (wd = 429496729) and (j > 5) then dover = true;
207 4             wd = wd*10 + j;
208 4             if not hover then if wh > OFFFFFFFFH then hover = true;
209 4             wh = wh*16 + j;
210 4             i = i + 1;
211 4             j = char$to$int(c$buf(i));
212 4         end;
213 3         if ((c$buf(i) <> 'H') and (c$buf(i) <> 'h') and (c$buf(i) <> ODH) and
                (c$buf(i) <> OAH) and (c$buf(i) <> ' ')) or (i = k) then
214 3             call writeln(0, @ODH, OAH, ' Illegal character', 20, @status);
215 3         else
216 3             do;
217 4                 if (c$buf(i) = 'H') or (c$buf(i) = 'h') then hex = true;
218 4                 if hex then

```

292010-42

Traffic Simulator/Monitor Station Program (Continued)

```

224 4          do;
225 5              if not hover and (wh <= limit) then return wh;
227 5          end;
228 4          else
229 4              if not dover and (wd <= limit) then return wd;
230 4          call writeln(O, @(ODH, OAH, ' The number is too big. '), 25,
                                @status);
231 4          call write(O, @(' It has to be less than or equal to '), 36,
                                @status);
232 4          call out$dec$hex(limit);
233 4          call writeln(O, @('. '), 1, @status);
234 4          end;
235 3          call write(O, @(' Enter a number ==> '), 20, @status);
236 3      end;
237 2  end read$int;

238 1  put$address: procedure(wher);

/* This procedure puts an address typed in hexadecimal to the specified
location 'where'. */

239 2  declare wher pointer,
      (i, j, m, err) byte,
      addr based wher (1) byte;

240 2      do forever;
241 3          err = false;
242 3          call read(1, @c$buf, 80, @actual, @status);
243 3          i = skip;
244 3          m = address$length;
245 3          do while (m <> 0) and not err;
246 4              j = char$to$int(c$buf(i));
247 4              if j = OFFH then err = true;
248 4              else
249 4                  do;
250 5                      addr(m-1) = shl(j, 4);
251 5                      j = char$to$int(c$buf(i+1));
252 5                      if j = OFFH then err = true;
253 5                      else addr(m-1) = addr(m-1) or j;
254 5                  end;
255 5              end;
256 4              i = i + 2;
257 4              m = m - 1;
258 4          end;
259 3          if not err then
260 3              do;
261 4                  m = c$buf(i);
262 4                  if (m = ODH) or (m = OAH) or (m = 'h') or (m = 'H') or (m = ' ')
263 4                      then return;
264 4              end;
265 3          call writeln(O, @(ODH, OAH, ' Illegal character'), 20, @status);
266 3          call write(O, @(' Enter an address in Hex ==> '), 29, @status);
267 3      end;

268 2  end put$address;

```

292010-43

Traffic Simulator/Monitor Station Program (Continued)

```

269 1   percent: procedure;

      /* This procedure calculates and prints a network percent load generated
      by this station. The equation used in this procedure was obtained
      from actual measurements. */

270 2   declare i word,
      (j, k) dword,
      pcent (3) byte;

271 2       j = (tbd.act$count and 3FFFH)*8;
272 2       if not ad$loc then k = (2*address$length + 2 + crc + preamble)*8;
274 2       else k = (crc + preamble)*8;
275 2       if delay <> 0 then

      $IF NOT SBC1B651

276 2           i = low((1000*(j + k))/(1805 + k + 5*double(delay) + j));

      $ELSE

           i = low((1000*(j + k))/(2021 + k + 5*double(delay) + j));

      $ENDIF

277 2       else

      $IF NOT SBC1B651

           i = low((1000*(j + k))/(1810 + k + j));

      $ELSE

           i = low((1000*(j + k))/(2026 + k + j));

      $ENDIF

278 2       call int$to$ascii(i, 10, 0, @pcent(0), 3);
279 2       call write(0, @pcent(0), 2, @status);
280 2       call write(0, @(' '), 1, @status);
281 2       call write(0, @pcent(2), 1, @status);
282 2       call writeln(0, @(' %'), 2, @status);

283 2   end percent;

284 1   print$network$addr: procedure (ptr);

      /* This station's address is printed with its least significant bit
      in the most right position. */

285 2   declare ptr pointer,
      addr based ptr (1) byte,
      char (6) byte,
      i byte;

```

292010-44

Traffic Simulator/Monitor Station Program (Continued)

```

286 2      do i = 1 to address$length;
287 3          char(i-1) = addr(address$length-i);
288 3      end;
289 2      call print$str(@char(0), address$length);

290 2      end print$network$addr;

291 1      print$parameters: procedure;

/* This procedure prints transmission parameters. */

292 2      declare w dword,
          stgs (6) byte;

293 2      call write(0, @(' Destination Address: '), 22, @status);
294 2      if not ad$loc then
295 2          call print$network$addr(@transmit.dest$adr(0));
296 2      else
          call print$network$addr(@tx$buffer(0));
297 2      if not ad$loc then
298 2          w = (tbd.act$count and 3FFFH) + address$length * 2 + 2 + crc;
299 2          else w = (tbd.act$count and 3FFFH) + crc;
300 2          call write(0, @(' Frame Length: '), 15, @status);
301 2          call write$int(w, 0);
302 2          call writeln(0, @(' bytes'), 6, @status);
303 2          call write(0, @(' Time Interval between Transmit Frames: '), 40, @status);
304 2          if delay <> 0 then
305 2              do;
$IF NOT SBC18651

306 3              w = 1810 + (double(delay) - 1) * 5;

$ELSE

              w = 2026 + (double(delay) - 1) * 5;

$ENDIF

307 3          call int$to$ascii(w, 10, 0, @stgs, 6);
308 3          if w >= 10000 then
309 3              do;
310 4              call write(0, @stgs(0), 2, @status);
311 4              call write(0, @(' '), 1, @status);
312 4              call write(0, @stgs(2), 2, @status);
313 4              call writeln(0, @(' milliseconds'), 12, @status);
314 4          end;
315 3          else
          do;
316 4              call write(0, @stgs(0), 5, @status);
317 4              call write(0, @(' '), 1, @status);
318 4              call write(0, @stgs(5), 1, @status);
319 4              call writeln(0, @(' microseconds'), 13, @status);
320 4          end;
321 3      end;
322 2      else

```

292010-45

Traffic Simulator/Monitor Station Program (Continued)

```

$IF NOT SBC18651
    call writeln(O, @( ' 159.4 microseconds'), 19, @status);
$ELSE
    call writeln(O, @( ' 172.8 microseconds'), 19, @status);
$ENDIF
323 2      call write(O, @( ' Network Percent Load generated by this station: '), 49,
          @status);
324 2      call percent;
325 2      call write(O, @( ' Transmit Frame Terminal Count: '), 32, @status);
326 2      if stop then call write$int(stop$count, dhex);
328 2      else call write(O, @( 'Not Defined'), 11, @status);
329 2      call cr$lf;
330 2      end print$parameters;
331 1      print$scb: procedure;
          /* prints the SCB */
332 2      call writeln(O, @(ODH, OAH, '*** System Control Block ***'), 30, @status);
333 2      call print$wds(@scb.status, B);
334 2      end print$scb;
335 1      wait$scb: procedure;
          /* This procedure provides a wait loop for the SCB command word to
           become cleared. */
336 2      declare i word;
337 2      i = 0;
338 2      do while (scb.cmd <> 0) and (i < 8000H);
339 3      i = i + 1;
340 3      end;
341 2      if scb.cmd <> 0 then
342 2      do;
343 3      call write(O, @(ODH, OAH, ' Wait Time = '), 15, @status);
344 3      call write$int(i, 0);
345 3      call cr$lf;
346 3      end;
347 2      end wait$scb;
348 1      start$timer0: procedure;
          /* 80186 timer0 is started. */

```

292010-46

Traffic Simulator/Monitor Station Program (Continued)

```

349 2      output(TIMERO$CTL) = 0E000H;
350 2      end start$timer0;

351 1      isr: procedure interrupt INT$TYPE$586 reentrant;
          /* interrupt service routine for 82586 interrupt */
352 2      declare i byte;
          /* Enable 82586 Interrupt */
          $IF SBC18651
              output (PIC$EOI$130) = EOI$CMDO$130;
              enable;
          $ELSE
353 2      output (PIC$EOI$186) = EOI$CMDO$186;
354 2      enable;
          $ENDIF
          /* Frame Received Interrupt has the highest priority */
355 2      if (scb.status and 4000H) = 4000H then
356 2      do;
357 3          disable;
358 3          scb.cmd = 4000H;
359 3          output (CA$PORT) = CA;
360 3          call wait$scb;
361 3          if rfd(current$frame).status = 0A000H then
362 3          do;
363 4              receive$count = receive$count + 1;
364 4              current$frame = current$frame + 1;
365 4              if current$frame = 5 then current$frame = 0;
366 4          end;
367 4          return;
368 3      end;
369 3

370 2      if (scb.status and 2000H) = 2000H then
371 2      do;
372 3          disable;
373 3          scb.cmd = 2000H;
374 3          output(CA$PORT) = CA;
375 3          call wait$scb;
376 3          enable;
377 3          if (transmit.status and 0A000H) = 0A000H then
378 3          do;
379 4              count = count + 1;
380 4              if (stop and (count = stop$count)) then return;
381 4              else
382 4              do;

```

292010-47

Traffic Simulator/Monitor Station Program (Continued)

```

383 5          transmit.status = 0;
384 5          if delay = 0 then
385 5              do;
386 6              disable;
387 6              scb.cmd = 0100H;
388 6              output(CA$PORT) = CA;
389 6              call wait$scb;
390 6              return;
391 6          end;
392 5          else
393 6              do;
394 6                  call start$timer0;
395 6                  return;
396 6              end;
397 4          end;
398 3          if (transmit.status and 0020H) = 0020H then
399 3              do;
400 4                  transmit.status = 0;
401 4                  disable;
402 4                  scb.cmd = 0100H;
403 4                  output(CA$PORT) = CA;
404 4                  call wait$scb;
405 4                  return;
406 4              end;
407 3              if (transmit.status and 0400H) = 0400H then
408 3                  do;
409 4                      call write(0, @(ODH, ' No Carrier Sense!', ODH), 20, @status);
410 4                      transmit.status = 0;
411 4                      disable;
412 4                      scb.cmd = 0100H;
413 4                      output(CA$PORT) = CA;
414 4                      call wait$scb;
415 4                      return;
416 4                  end;
417 3                  if (transmit.status and 0200H) = 0200H then
418 3                      do;
419 4                          call write(0, @(ODH, ' Lost Clear to Send!', ODH), 22, @status);
420 4                          transmit.status = 0;
421 4                          disable;
422 4                          scb.cmd = 0100H;
423 4                          output(CA$PORT) = CA;
424 4                          call wait$scb;
425 4                          return;
426 4                      end;
427 3                  if (transmit.status and 0100H) = 0100H then
428 3                      do;
429 4                          call write(0, @(ODH, ' DMA Underrun!', ODH), 16, @status);
430 4                          transmit.status = 0;
431 4                          disable;
432 4                          scb.cmd = 0100H;
433 4                          output(CA$PORT) = CA;
434 4                          call wait$scb;
435 4                          return;
436 4                      end;
437 3              end;
438 2          if (scb.status and 8000H) = 8000H then

```

292010-48

Traffic Simulator/Monitor Station Program (Continued)

```

439 2      do;
440 3          disable;
441 3          scb.cmd = 8000H;
442 3          output (CA$PORT) = CA;
443 3          call wait$scb;
444 3      end;
445 2      if (scb.status and 1000H) = 1000H then
446 2      do;
447 3          disable;
448 3          scb.cmd = 1000H;
449 3          output (CA$PORT) = CA;
450 3          call wait$scb;
451 3          call write(O, @(ODH, ' Receive Unit became not ready.', ODH), 33,
@status);
452 3      end;

453 2      if reset then
454 2      do;
455 3          if iscp.busy then
456 3          do;
457 4              call writeln(O, @(ODH, OAH, ' Reset failed.'), 16, @status);
458 4              disable;
459 4              scb.cmd = 0080H;
460 4              output (CA$PORT) = CA;
461 4              call wait$scb;
462 4              output (CA$PORT) = CA;
463 4              call writeln(O, @(' Software Reset Executed!'), 25, @status);
464 4              end;
465 3          else reset = false;
466 3      end;

467 2      end isr;

468 1      tx$ISR: procedure interrupt INT$TYPE$TIMER0;

/* interrupt survice routine for 80186 timer interrupt*/

469 2          scb.cmd = 0100H;
470 2          output(CA$PORT) = CA;
471 2          call wait$scb;

$IF SBC18651

    output(PIC$EOI$130) = EOI$CMD4$130;
    enable;
    output(PIC$EOI$186) = EOI$CMD0$186;

$ELSE

472 2          output(PIC$EOI$186) = EOI$CMD4$186;

$ENDIF

473 2      end tx$ISR;

```

292010-49

Traffic Simulator/Monitor Station Program (Continued)


```

$IF SBC18651

isr$7: procedure interrupt INT$7;

/* The 80130 generates an interrupt 7 if the original interrupt is not
   active any more when the first interrupt acknowledge is received. */

    call write(O, @(ODH, 'Interrupt 7', ODH), 13, @status);

end isr$7;

$ENDIF

474 1  read$byte: procedure (k) byte;
475 2  declare k word;

476 2      call write(O, @(ODH, OAH, ' Enter byte '), 14, @status);
477 2      call out$dec$hex(k);
478 2      call write(O, @(' ==> '), 5, @status);
479 2      return read$int(OFFH);

480 2  end read$byte;

481 1  init$186$timer0: procedure;

/* This procedure initializes the 80186 timer 0. */

482 2  declare i byte;

$IF SBC18651

    output(INT$CTL$TIMER0) = 8;
    call write(O, @(ODH, OAH, ' Enter a delay count ==> '), 27, @status);
    delay = read$int(OFFFFH);
    if (delay < 100) and (delay <> 0) then
    do;
        call cr$lf;
        call cr$lf;
        call loop$char(35, '*');
        call write(O, @(' WARNING '), 9, @status);
        call loop$char(35, '*');
        call writeln(O, @(ODH, OAH, ' A delay count between 0 and 100 may be very ',
            ' dangerous when this station starts'), 80, @status);
        call writeln(O, @(' to receive many frames separated only by the ',
            ' IFS period (9.6 microseconds)'), 75, @status);
        call writeln(O, @(' If this station never receives a frame, then ',
            ' ignore this warning.'), 65, @status);
        call loop$char(79, '*');
    end;
    output(MAX$COUNT$A) = delay;
    call cr$lf;
    output(PIC$MASK$186) = 3EH;

```

292010-50

Traffic Simulator/Monitor Station Program (Continued)

```

$EISE
483 2      output(INT$CTL$TIMER0) = 0CH;
484 2      call write(0, @(ODH, OAH, ' Enter a delay count ==> '), 27, @status);
485 2      delay = read$int(OFFFFH);
486 2      output(MAX$COUNT$A) = delay;
487 2      call cr$lf;
488 2      output(PIC$MASK$1B6) = ENABLE$5B6$1B6;

$ENDIF

489 2      end init$1B6$timer0;

490 1      setup$ia$parameters: procedure;
491 2      declare i byte;

492 2          call write(0, @(ODH, OAH, ' Configure the 5B6 with the prewired
                                ' board address ==> '), 57, @status);
493 2          if yes then
494 2              do i = 0 to address$length - 1;
495 3              ia$setup.ia$address(i) = input(BOARD$ADDRESS$BASE + 10 - 2 * i);
496 3              end;
497 2          else
498 3              call write(0, @(ODH, OAH, ' Enter this station''s address',
                                ' in Hex ==> '), 43, @status);
499 3              call put$address(@ia$setup.ia$address(0));
500 3          end;

501 2      end setup$ia$parameters;

502 1      setup$mc$parameters: procedure;
503 2      declare (j, k, done) byte;

504 2          j = 0;
505 2          call writeln(0, @(ODH, OAH, ' You can enter up to 8 Multicast Addresses. '),
                                45, @status);
506 2          done = false;
507 2          call write(0, @(' Would you like to enter a Multicast Address?'),
                                ' (Y or N) ==> '), 59, @status);

508 2          do while not done;
509 3              if yes then
510 3                  do;
511 4                      k = j * address$length;
512 4                      j = j + 1;
513 4                      call cr$lf;
514 4                      if j = 9 then
515 4                          do;
516 5                              call write(0, @(' You already entered 8 Multicast addresses. '),
                                    43, @status);
517 5                              done = true;
518 5                          end;
519 4                      else
520 5                          do;
                                call write(0, @(' Enter a Multicast Address ==> '), 31, @status);

```

292010-51

Traffic Simulator/Monitor Station Program (Continued)

```

521 5          call put$address(@mc$setup.mc$address(k));
522 5          call write(0, @(ODH, OAH, ' More Multicast Addresses?',
                    ' (Y or N) ==> '), 42, @status);
523 5          end;
524 4          end;
525 3          else done = true;
526 3          end;
527 2          if j = 9 then j = j - 1;
529 2          mc$count = address$length * j;
530 2          mc$setup.mc$byte$count = mc$count;
531 2          call write(0, @(ODH, OAH, ' You entered '), 15, @status);
532 2          call write$int(j, 0);
533 2          call writeln(0, @(' Multicast Address(es). '), 23, @status);
534 2          end setup$mc$parameters;

535 1          setup$configure$parameters: procedure;
536 2          declare (k, j) byte;

537 2          configure.byte$cnt = 11;
538 2          configure.info(0) = 8;
539 2          configure.info(1) = 0;
540 2          configure.info(2) = 26H;
541 2          configure.info(3) = 0;
542 2          configure.info(4) = 96;
543 2          configure.info(5) = 0;
544 2          configure.info(6) = 0F2H;
545 2          configure.info(7) = 0;
546 2          configure.info(8) = 0;
547 2          configure.info(9) = 64;
548 2          j = 0;
549 2          call write(0, @(ODH, OAH, ' Configure command is set up for default',
                    ' values.', ODH, OAH, ' Do you want to change any bytes?',
                    ' (Y or N) ==> '), 99, @status);

550 2          do while yes;
551 3              do while j = 0;
552 4                  call write(0, @(ODH, OAH, ' Enter byte number (1 - 11) ==> '), 34,
                    @status);
553 4                  j = read$int(11);
554 4                  if j = 0 then
555 4                      call write(0, @(ODH, OAH, ' Illegal byte number'), 22, @status);
556 4                  end;
557 3                  if j = 1 then configure.byte$cnt = read$byte(j);
559 3                  else configure.info(j - 2) = read$byte(j);
560 3                  j = 0;
561 3                  call write(0, @(ODH, OAH, ' Any more bytes? (Y or N) ==> '), 32,
                    @status);
562 3          end;
563 2          preamble = shl(1, shr((configure.info(2) and 30H), 4)+1);
564 2          address$length = configure.info(2) and 07H;
565 2          if address$length = 7 then address$length = 0;
567 2          ad$loc = shr((configure.info(2) and 08H), 3);
568 2          if shr((configure.info(7) and 20H), 5) then crc = 2; else crc = 4;
571 2          if shr((configure.info(7) and 10H), 4) then crc = 0;

573 2          end setup$configure$parameters;

```

292010-52

Traffic Simulator/Monitor Station Program (Continued)

```

574 1      setup$tx$parameters: procedure;
575 2      declare (size, i) word;

576 2      do forever;
577 3          no$transmission = false;
578 3          transmit.bd$offset = offset (@tbd.act$count);
579 3          if not ad$loc then
580 3              do;
581 4                  call write(0, @(ODH, OAH,
582 4                      ' Enter a destination address in Hex ==> '), 42, @status);
583 4                  call put$address(@transmit.dest$adr(0));
584 3              end;
585 3          else call writeln(0, @(' 82586 is configured to pick up DA, IA, ',
586 3              ' and TYPE from TX buffer. '), 64, @status);
587 3          call cr$lf;
588 3          if not ad$loc then
589 3              do;
590 4                  call write(0, @(ODH, OAH, ' Enter TYPE ==> '), 18, @status);
591 4                  transmit.type = read$int(OFFFFH);
592 3          call writeln(0, @(ODH, OAH, ' How many bytes of transmit data? '), 35,
593 3              @status);
594 3          size = read$int(1518);
595 3          tbd.act$count = size or 8000H;
596 3          if size <> 0 then
597 3              do;
598 4                  tbd.link$offset = OFFFFH;
599 4                  tbd.ad0 = offset (@tx$buffer(0));
600 4                  tbd.ad1 = 0;
601 4                  do i = 0 to 1517;
602 5                      tx$buffer(i) = i;
603 4                  end;
604 4                  call writeln(0,
605 4                      @(ODH, OAH, ' Transmit Data is continuous numbers (0, 1, 2, 3, ',
606 4                          ' ... )'), 57, @status);
607 4                  call write(0, @(' Change any data bytes? (Y or N) ==> '), 37,
608 4                      @status);
609 4                  do while yes;
610 5                      call write(0, @(ODH, OAH, ' Enter a byte number ==> '),
611 5                          27, @status);
612 5                      i = read$int(size);
613 5                      call write(0, @(ODH, OAH, ' Byte '), 8, @status);
614 5                      call out$dec$hex(i);
615 5                      call write(0, @(' currently contains '), 20, @status);
616 5                      call out$dec$hex(tx$buffer(i));
617 5                      call write(0, @(' '), 1, @status);
618 5                      tx$buffer(i) = read$byte(i);
619 5                      call write(0, @(ODH, OAH, ' Any more bytes? (Y or N) ==> '),
620 5                          32, @status);
621 4                  end;
622 4                  end;
623 3          else
624 3              transmit.bd$offset = OFFFFH;
625 3              call cr$lf;

```

292010-53

Traffic Simulator/Monitor Station Program (Continued)

```

619 3      call init$186$timer0;
620 3      call write(0, @(ODH, OAH, ' Setup a transmit terminal count?',
        ' (Y or N) ==> '), 49, @status);
621 3      if yes then
622 3      do;
623 4          stop = true;
624 4          call write(0, @(ODH, OAH, ' Enter a transmit',
        ' terminal count ==> '), 39, @status);
625 4          stop$count = read$int(OFFFFFFFFH);
626 4      end;
627 3      else stop = false;
628 3      call cr$lf;
629 3      call cr$lf;
630 3      call print$parameters;
631 3      call write(0, @(ODH, OAH, ' Good enough? (Y or N) ==> '), 29,
        @status);
632 3      if yes then return;
634 3      end;
635 2      end setup$tx$parameters;

636 1      loop$char: procedure (i, j);
637 2      declare (i, j, k) byte;
638 2          do k = 1 to i;
639 3              call write(0, @j, 1, @status);
640 3          end;
641 2      end loop$char;

642 1      init: procedure;
643 2      declare i byte;
644 2          call cr$lf;
645 2          call loop$char(13, OAH);
646 2          call loop$char(15, ' ');
647 2          call writeln(0, @('TRAFFIC SIMULATOR AND MONITOR',
        ' STATION PROGRAM '), 46, @status);
648 2          call loop$char(7, OAH);
649 2          call writeln(0, @(ODH, OAH, ' Initialization begun'), 23, @status);
650 2          call cr$lf;
651 2          reset = true;
652 2          cur$cb$offset = OFFFHH;
653 2          output(ESI$PORT) = NO$LOOPBACK;
654 2          output(ESI$PORT) = LOOPBACK;
655 2          dhex = false;

        /* set up interrupt logic */

656 2          call set$interrupt(INT$TYPE$586, isr);
657 2          call set$interrupt(INT$TYPE$TIMER0, tx$isr);

$IF SBC18651

```

292010-54

Traffic Simulator/Monitor Station Program (Continued)

```

        call set$interrupt(INT$7, isr7);
        output (PIC$MASK$130) = ENABLE$5B6$186;
        output (PIC$EOI$130) = EOI$CMD0$130;
        output (PIC$EOI$130) = EOI$CMD4$130;
        output (PIC$EOI$186) = EOI$CMD0$186;
        output (PIC$VTR$186) = 30H;

$ELSE
658 2          output (PIC$EOI$186) = EOI$CMD0$186;
659 2          output (PIC$EOI$186) = EOI$CMD4$186;
660 2          output (PIC$MASK$186) = ENABLE$5B6;

$ENDIF

        /* locate iscp */
661 2          iscp$ptr = ISCP$LOC$LO;

        /* set up fields in ISCP */

662 2          iscp.busy = 1;
663 2          iscp.scb$b(0) = SCB$BASE$LO;
664 2          iscp.scb$b(1) = SCB$BASE$HI;
665 2          iscp.scb$o = offset (@scb.status);

        /* set up SCB */

666 2          scb.status = 0;
667 2          scb.cbl$offset = offset (@diagnose.status);
668 2          scb.rpa$offset = offset (@rfd(0).status);
669 2          scb.crc$errs = 0;
670 2          scb.aln$errs = 0;
671 2          scb.rsc$errs = 0;
672 2          scb.ovrn$errs = 0;

        /* set up Diagnose command */

673 2          diagnose.status = 0;
674 2          diagnose.cmd = 7;
675 2          diagnose.link$offset = offset (@configure.status);

        /* set up CONFIGURE command */

676 2          configure.status = 0;
677 2          configure.cmd = 2;
678 2          configure.link$offset = offset (@ia$setup.status);
680 2          call setup$configure$parameters;

        /* set up IA command */

681 2          ia$setup.status = 0;
682 2          ia$setup.cmd = 1;
683 2          ia$setup.link$offset = offset (@mc$setup.status);
684 2          call setup$ia$parameters;

```

292010-55

Traffic Simulator/Monitor Station Program (Continued)

```

        /* set up MC command */
685 2      mc$setup.status = 0;
686 2      mc$setup.cmd = 8003H;
687 2      mc$setup.link$offset = OFFFFH;
688 2      call setup$mc$parameters;

        /* set up one transmit cb linked to itself */
689 2      transmit.status = 0;
690 2      call writeln(0, @(ODH, OAH, ' Would you like to transmit?'), 30, @status);
691 2      call write(0, @(' Enter a Y or N ==> '), 20, @status);
692 2      if yes then
693 2      do;
694 3          transmit.cmd = 8004H;
695 3          transmit.link$offset = OFFFFH;
696 3          transmit.bd$offset = offset (@tbd.act$count);
697 3          call setup$tx$parameters;
698 3      end;
699 2      else no$transmission = true;

        /* initialize receive packet area */
700 2      do i = 0 to 3;
701 3          rfd(i).status = 0;
702 3          rfd(i).el$s = 0;
703 3          rfd(i).link$offset = offset (@rfd(i+1).status);
704 3          rfd(i).bd$offset = OFFFFH;
705 3          rbd(i).act$count = 0;
706 3          rbd(i).next$bd$link = offset (@rbd(i+1).act$count);
707 3          rbd(i).ad0 = offset (@rbuf(i).buffer(0));
708 3          rbd(i).ad1 = 0;
709 3          rbd(i).size = 1500;
710 3      end;
711 2          rfd(0).bd$offset = offset (@rbd(0).act$count);
712 2          rfd(4).status = 0;
713 2          rfd(4).el$s = 0;
714 2          rfd(4).link$offset = offset (@rfd(0).status);
715 2          rfd(4).bd$offset = OFFFFH;
716 2          rbd(4).act$count = 0;
717 2          rbd(4).next$bd$link = offset (@rbd(0).act$count);
718 2          rbd(4).ad0 = offset (@rbuf(4).buffer(0));
719 2          rbd(4).ad1 = 0;
720 2          rbd(4).size = 1500;

        /* initialize counters */
721 2      count = 0;
722 2      receive$count = 0;
723 2      current$frame = 0;

        /* issue the first CA */

```

292010-56

Traffic Simulator/Monitor Station Program (Continued)

```

724 2      output(CA$PORT) = CA;
725 2      end init;

726 1      print$help: procedure;
727 2          call writeln(O, @(ODH, OAH, ' Commands are: '), 16, @status);
728 2          call writeln(O, @(ODH, OAH, ' S - Setup CB          D - Display RFD/CB '),
729 2              call writeln(O, @(' P - Print SCB          C - SCB Control CMD '), 44,
730 2              call writeln(O, @(' L - ESI Loopback On      N - ESI Loopback Off '), 45,
731 2              call writeln(O, @(' A - Toggle Number Base '), 23,
732 2              call writeln(O, @(' Z - Clear Tx Frame Counter '), 27, @status);
733 2              call writeln(O, @(' Y - Clear Rx Frame Counter '), 27, @status);
734 2              call writeln(O, @(' E - Exit to Continuous Mode '), 28, @status);
735 2      end print$help;

736 1      enter$scb$cmd: procedure;
737 2      declare i byte;

/* enter a command into the SCB */

738 2          call cr$lf;
739 2          if scb.cmd <> 0 then
740 2              do;
741 3                  call writeln(O, @(' SCB command word is not cleared '), 32, @status);
742 3                  call write(O, @(' Try a Channel Attention? (Y or N) ==> '),
743 3                      if yes then
744 3                          do;
745 4                              output(CA$PORT) = CA;
746 4                              call writeln(O, @(' Issued channel attention '), 25, @status);
747 4                              call cr$lf;
748 4                              return;
749 4                          end;
750 3                      end;
751 2                  call write(O, @(' Do you want to enter any SCB commands? (Y or N) ==> '),
752 2                      if not yes then return;
754 2                  call write(O, @(ODH, OAH, ' Enter CUC ==> '), 17, @status);
755 2                  i = read$int(4);
756 2                  scb.cmd = scb.cmd or shl(double(i), 8);
757 2                  if i = 1 then scb.cb1$offset = cur$cb$offset;
759 2                  call write(O, @(ODH, OAH, ' Enter RES bit ==> '), 21, @status);
760 2                  i = read$bit;
761 2                  scb.cmd = scb.cmd or shl(i, 7);
762 2                  call write(O, @(ODH, OAH, ' Enter RUC ==> '), 17, @status);
763 2                  i = read$int(4);
764 2                  scb.cmd = scb.cmd or shl(i, 4);

```

292010-57

Traffic Simulator/Monitor Station Program (Continued)


```

765 2      if (((scb.cb1$offset = offset (@transmit.status))
          and ((scb.cmd and 0100H) = 0100H) or ((scb.cmd and 0010H) = 0010H))
          and not ((scb.cmd and 0080H) = 0080H)
          then goback = 1;
766 2      call writeln(O, @(ODH, OAH, ' Issued Channel Attention'), 27, @status);
767 2      call cr$lf;
768 2      output(CA$PORT) = CA;
769 2

770 2      end enter$scb$cmd;

771 1      print$type$help: procedure;

772 2          call writeln(O, @(ODH, OAH, OAH, 'Command block type: '), 22, @status);
773 2          call writeln(O, @(' N - Nop           I - IA Setup'), 35, @status);
774 2          call writeln(O, @(' C - Configure      M - MA Setup'), 35, @status);
775 2          call writeln(O, @(' T - Transmit      R - TDR'), 30, @status);
776 2          call writeln(O, @(' D - Diagnose      S - Dump Status'), 38, @status);
777 2          call writeln(O, @(' H - Print this message'), 23, @status);

778 2      end print$type$help;

779 1      setup$cb: procedure;
780 2      declare (t, valid) byte;

781 2          valid = false;
782 2          do while not valid;
783 3              call write(O, @(ODH, OAH, ' Enter command block type (H for',
                          ' help) ==> '), 45, @status);
784 3              t = read$char;
785 3              if (t <> 'H') and (t <> 'h') and (t <> 'T') and (t <> 't') and
                  (t <> 'N') and (t <> 'n') and (t <> 'R') and (t <> 'r') and
                  (t <> 'D') and (t <> 'd') and (t <> 'C') and (t <> 'c') and
                  (t <> 'I') and (t <> 'i') and (t <> 'M') and (t <> 'm') and
                  (t <> 'S') and (t <> 's') then
786 3                  call write(O, @(ODH, OAH, ' Illegal command block type'), 29,
                              @status);
787 3              else
788 3                  if (t = 'H') or (t = 'h') then call print$type$help;
789 3                  else valid = true;
790 3              end;
791 2              if (t = 'N') or (t = 'n') then
792 2                  do;
793 3                      cur$cb$offset = offset (@nop.status);
794 3                      nop.status = 0;
795 3                      nop.cmd = 8000H;
796 3                      nop.link$offset = OFFFFH;
797 3                  end;
798 2                  if (t = 'I') or (t = 'i') then
799 2                      do;
800 3                          cur$cb$offset = offset (@ia$setup.status);
801 3                          ia$setup.status = 0;
802 3                          ia$setup.cmd = 8001H;
803 3                          ia$setup.link$offset = OFFFFH;
804 3                          call setup$ia$parameters;
805 3                      end;

```

292010-58

Traffic Simulator/Monitor Station Program (Continued)

```

806 2      if (t = 'C') or (t = 'c') then
807 2      do;
808 3          cur$cb$offset = offset (@configure.status);
809 3          configure.status = 0;
810 3          configure.cmd = 8002H;
811 3          configure.link$offset = OFFFFH;
812 3          call setup$configure$parameters;
813 3      end;
814 2      if (t = 'M') or (t = 'm') then
815 2      do;
816 3          cur$cb$offset = offset (@mc$setup.status);
817 3          mc$setup.status = 0;
818 3          mc$setup.cmd = 8003H;
819 3          mc$setup.link$offset = OFFFFH;
820 3          call setup$mc$parameters;
821 3      end;
822 2      if (t = 'T') or (t = 't') then
823 2      do;
824 3          cur$cb$offset = offset (@transmit.status);
825 3          transmit.status = 0;
826 3          transmit.cmd = 8004H;
827 3          transmit.link$offset = OFFFFH;
828 3          call setup$tx$parameters;
829 3      end;
830 2      if (t = 'R') or (t = 'r') then
831 2      do;
832 3          cur$cb$offset = offset (@tdr.status);
833 3          tdr.status = 0;
834 3          tdr.cmd = 8005H;
835 3          tdr.link$offset = OFFFFH;
836 3          tdr.result = 0;
837 3      end;
838 2      if (t = 'S') or (t = 's') then
839 2      do;
840 3          cur$cb$offset = offset (@dump.status);
841 3          dump.status = 0;
842 3          dump.cmd = 8006H;
843 3          dump.link$offset = OFFFFH;
844 3          dump.buf$ptr = offset (@dump$area(0));
845 3      end;
846 2      if (t = 'D') or (t = 'd') then
847 2      do;
848 3          cur$cb$offset = offset (@diagnose.status);
849 3          diagnose.status = 0;
850 3          diagnose.cmd = 8007H;
851 3          diagnose.link$offset = OFFFFH;
852 3      end;
853 2      end setup$cb;

854 1      display$command$block: procedure;
855 2      declare (i, j) byte,
              wh pointer,
              sel selector,
              w word;

```

292010-59

Traffic Simulator/Monitor Station Program (Continued)

```

856 2      call cr$lf;
857 2      if cur$cb$offset = OFFFh then
858 2          call write(0, @(' No Command Block to display'), 28, @status);
859 2      if cur$cb$offset = offset (@nop.status) then
860 2          do;
861 3              call write(0, @('---NOP Command Block---'), 23, @status);
862 3              call print$wds(@nop.status, 3);
863 3          end;
864 2      if cur$cb$offset = offset (@tdr.status) then
865 2          do;
866 3              call write(0, @('---TDR Command Block---'), 23, @status);
867 3              call print$wds(@tdr.status, 4);
868 3          end;
869 2      if cur$cb$offset = offset (@diagnose.status) then
870 2          do;
871 3              call write(0, @('---Diagnose Command Block---'), 28, @status);
872 3              call print$wds(@diagnose.status, 3);
873 3          end;
874 2      if cur$cb$offset = offset (@transmit.status) then
875 2          do;
876 3              call write(0, @('---Transmit Command Block---'), 28, @status);
877 3              if not address$length then i = address$length;
878 3              else i = address$length + 1;
879 3              if ad$loc then call print$wds(@transmit.status, 4);
880 3              else call print$wds(@transmit.status, 1/2+1);
881 3              call cr$lf;
882 3              call cr$lf;
883 3              if transmit.bd$offset <> OFFFh then
884 3                  do;
885 4                      call write(0, @('---Transmit Buffer Descriptor---'), 33, @status);
886 4                      call print$wds(@tbd.act$count, 4);
887 4                      call write(0, @('ODH, OAH, OAH,
888 4                          / Display the transmit buffer? (Y or N) ==> '), 46, @status);
889 4                      if yes.then
890 4                          do;
891 5                              call cr$lf;
892 5                              call writeln(0, @(' Transmit Buffer: '), 17, @status);
893 5                              w = tbd.act$count and 3FFFh;
894 5                              call print$buff(@tx$buffer(0), w);
895 5                          end;
896 4                      end;
897 3                  end;
898 2          end;
899 2      if cur$cb$offset = offset (@ia$setup.status) then
900 2          do;
901 3              call write(0, @('---IA Setup Command Block---'), 28, @status);
902 3              call print$wds(@ia$setup.status, 6);
903 3          end;
904 2      if cur$cb$offset = offset (@configure.status) then
905 2          do;
906 3              call write(0, @('---Configure Command Block---'), 29, @status);
907 3              call print$wds(@configure.status, 9);
908 3          end;
909 2      if cur$cb$offset = offset (@mc$setup.status) then
910 2          do;
911 3              call write(0, @('---MC Setup Command Block---'), 28, @status);
912 3              i = 4 + mc$count/2;

```

292010-60

Traffic Simulator/Monitor Station Program (Continued)

```

913 3         if mc$count > 24 then
914 3             do;
915 4                 call print$wds(@mc$setup.status, 16);
916 4                 call pause;
917 4                 i = i - 16;
918 4                 call print$wds(@mc$setup.mc$address(B), i);
919 4             end;
920 3         else call print$wds(@mc$setup.status, i);
921 3     end;
922 2     if cur$cb$offset = offset (@dump.status) then
923 2     do;
924 3         call write(0, @('---Dump Status Command Block---'), 31, @status);
925 3         call print$wds(@dump.status, 4);
926 3         if dump.status = OA000H then
927 3         do;
928 4             call writeln(0, @(ODH, OAH, ' Dump Status Results'), 22, @status)
929 4             call write$offset(@dump$area(0));
930 4             call cr$lf;
931 4             do i = 0 to 9;
932 5                 call print$str(@dump$area(16*i), 16);
933 5             end;
934 4             call print$str(@dump$area(160), 10);
935 4             call cr$lf;
936 4         end;
937 3     end;

938 2     end display$command$block;

939 1     display$receive$area: procedure;
940 2     declare (i, k, j, l) byte,
           chars(4) byte;

941 2         call writeln(0, @(ODH, OAH, ' Frame Descriptors:'), 21, @status);
942 2         if ad$loc then
943 2         do;
944 3             call writeln(0, @(ODH, OAH, ' DA, SA, and TYPE are in buffer. ', ODH,
           OAH), 36, @status);

945 3             j = 3;
946 3         end;
947 2         else j = address$length + 4;
948 2         do k = 0 to j;
949 3             do i = 0 to 4;
950 4                 call out$word(@rfd(i).status, k);
951 4                 if k = 0 then call write$offset(@rfd(i).status);
952 4                 else call loop$char(10, ' ');
953 4             end;
954 3             call cr$lf;
955 3         end;
956 3         call writeln(0, @(ODH, OAH, OAH, ' Receive Buffer Descriptors:'), 31,
           @status);

958 2         do k = 0 to 4;
959 3             do i = 0 to 4;
960 4                 call out$word(@rbd(i).act$count, k);
961 4                 if k = 0 then call write$offset(@rbd(i).act$count);
962 4                 else call loop$char(10, ' ');
963 4             end;
964 4         end;

```

292010-61

Traffic Simulator/Monitor Station Program (Continued)

```

965 3      call cr$if;
966 3      end;
967 2      call write(0, @(ODH, OAH, OAH, ' Display the receive',
          ' buffers: (Y or N) ==> '), 46, @status);
968 2      if not yes then return;
970 2      call writeln(0, @(ODH, OAH, ' Receive Buffers. '), 19, @status);
971 2      do i = 0 to 4;
972 3          call write(0, @(ODH, OAH, ' Receive Buffer '), 18, @status);
973 3          call write$int(i, 0);
974 3          call writeln(0, @(' : '), 2, @status);
975 3          k = rbd(i).act$count and 3FFFH;
976 3          call print$buff(@rbuf(i).buffer(0), k);
977 3          call pause;
978 3      end;

979 2      end display$receive$area;

980 1      display$cb$rpca: procedure;
981 2      declare i byte;

982 2          call write(0, @(ODH, OAH, ' Command Block or Receive Area? (R or C) ==> '),
          47, @status);
983 2          i = read$char;
984 2          do while (i <> 'R') and (i <> 'r') and (i <> 'C') and (i <> 'c');
985 3              call writeln(0, @(ODH, OAH, ' Illegal command'), 18, @status);
986 3              call write(0, @(' Enter R or C ==> '), 18, @status);
987 3              i = read$char;
988 3          end;
989 3          if (i = 'R') or (i = 'r') then call display$receive$area;
990 3          else call display$command$block;

992 2      end display$cb$rpca;

993 1      process$cmd: procedure;
994 2      declare (b, i) byte;

995 2          goback = 0;
996 2          b = read$char;
997 2          call cr$if;
998 2          if (b <> 'H') and (b <> 'h') and (b <> 'S') and (b <> 's') and
          (b <> 'D') and (b <> 'd') and (b <> 'P') and (b <> 'p') and
          (b <> 'C') and (b <> 'c') and (b <> 'E') and (b <> 'e') and
          (b <> 'L') and (b <> 'l') and (b <> 'N') and (b <> 'n') and
          (b <> 'Z') and (b <> 'z') and (b <> 'Y') and (b <> 'y') and
          (b <> 'A') and (b <> 'a') then
999 2              call write(0, @(' Illegal command'), 16, @status);
1000 2          if (b = 'H') or (b = 'h') then call print$help;
1002 2          if (b = 'A') or (b = 'a') then
1003 3              if dhex then
1004 4                  do;
1005 5                      dhex = false;
1006 5                      call write(0, @(' Counters are displayed in decimal. '), 35,
          @status);
1007 3              end;
1008 2          else

```

292010-62

Traffic Simulator/Monitor Station Program (Continued)

```

do;
1009 3      dhex = true;
1010 3      call write(0, @( ' Counters are displayed in hexadecimal. '), 39,
                                @status);
1011 3      end;
1012 2      if (b = 'L') or (b = 'l') then
1013 2      do;
1014 3          output(ESI$PORT) = LOOPBACK;
1015 3          call write(0, @( ' ESI is in Loopback Mode. '), 25, @status);
1016 3      end;
1017 2      if (b = 'N') or (b = 'n') then
1018 2      do;
1019 3          output(ESI$PORT) = NOLOOPBACK;
1020 3          call write(0, @( ' ESI is NOT in Loopback Mode. '), 29, @status);
1021 3      end;
1022 2      if (b = 'Z') or (b = 'z') then
1023 2      do;
1024 3          count = 0;
1025 3          call write(0, @( ' Transmit Frame Counter is cleared. '), 35, @status);
1026 3      end;
1027 2      if (b = 'Y') or (b = 'y') then
1028 2      do;
1029 3          receive$count = 0;
1030 3          scb.crc$errors, scb.aln$errors, scb.rsc$errors, scb.ovrn$errors = 0;
1031 3          call write(0, @( ' Receive Frame Counter is cleared. '), 34, @status);
1032 3      end;
1033 2      if (b = 'C') or (b = 'c') then call enter$scb$cmd;
1035 2      if (b = 'S') or (b = 's') then call setup$cb;
1037 2      if (b = 'P') or (b = 'p') then call print$scb;
1039 2      if (b = 'D') or (b = 'd') then call display$cb$rpas;
1041 2      if (b = 'E') or (b = 'e') then goback = 1;
1043 2      call cr$lf;

1044 2      end process$cmd;

1045 1      getout: procedure;
1046 2      declare b byte;

1047 2          b = read$char;
1048 2          goback = 0;
1049 2          call write(0, @(ODH, OAH, ' Enter command (H for help) ==> '), 34,
                                @status);

1050 2      do forever;
1051 3          if csts then
1052 3          do;
1053 4              disable;
1054 4              call process$cmd;
1055 4              enable;
1056 4              if goback then return;
1058 4              call write(0, @(ODH, OAH, ' Enter command (H for help) ==> '), 34,
                                @status);

1059 4          end;
1060 3      end;

1061 2      end getout;
    
```

292010-63

Traffic Simulator/Monitor Station Program (Continued)

```

1062 1      update: procedure;
1063 2      declare i byte;

1064 2          call cr$lf;
1065 2          call loop$char(10, OAH);
1066 2          call loop$char(28, '*');
1067 2          call write(0, @( ' Station Configuration '), 23, @status);
1068 2          call loop$char(27, '*');
1069 2          call cr$lf;
1070 2          call cr$lf;
1071 2          call write(0, @( ' Host Address: '), 15, @status);
1072 2          call print$network$addr(@ia$setup.ia$address(0));
1073 2          i = 0;
1074 2          call write(0, @( ' Multicast Address(es): '), 24, @status);
1075 2          if mc$setup.mc$byte$count = 0
1076 2          then call writeln(0, @( ' No Multicast Addresses Defined '), 30, @status);
1077 2          else
              do while i < mc$setup.mc$byte$count;
1078 3              call print$network$addr(@mc$setup.mc$address(i));
1079 3              call loop$char(24, ' ');
1080 3              i = i + 6;
1081 3              end;
1082 2          call write(0, @(ODH), 1, @status);
1083 2          if not no$transmission then call print$parameters;
1084 2          call write(0, @( ' B2586 Configuration Block: '), 28, @status);
1085 2          call print$str(@configure.info(0), 10);
1086 2          call cr$lf;
1087 2          call loop$char(29, '*');
1088 2          call write(0, @( ' Station Activities '), 20, @status);
1089 2          call loop$char(29, '*');
1090 2          call cr$lf;
1091 2          call cr$lf;
1092 2          call writeln(0,
1093 2          @( ' # of Good # of Good CRC Alignment No Receive '),
1094 2          call writeln(0,
1095 2          @( ' Frames Frames Errors Errors Resource Overrun '),
1096 2          call writeln(0,
1097 2          @( ' Transmitted Received Errors Errors '),
1098 2          @status);
1099 2          @status);
1100 2          @status);
1101 2          @status);
1102 2          @status);
1103 2          @status);
1104 2          @status);
1105 2          @status);

1096 2      end update;

1097 1      main:

1098 1          call init;
1099 1          enable;
1100 1          do while reset;
1101 2          end;
1102 1          disable;
1103 1          scb.cmd = 0100H;
1104 1          output(CA$PORT) = CA;
1105 1          call wait$scb;
1106 1          enable;

```

292010-64

Traffic Simulator/Monitor Station Program (Continued)

```

1106 1      do while (diagnose.status and 8000H) <> 8000H;
1107 2      end;
1108 1      call cr$if;
1109 1      if diagnose.status <> 0A000H
1110 1      then call writeln(0, @(' Diagnose failed!'), 17, @status);
1111 1      if configure.status <> 0A000H
1112 1      then call writeln(0, @(' Configure failed!'), 18, @status);
1113 1      if ia$setup.status <> 0A000H
1114 1      then call writeln(0, @(' IA Setup failed!'), 17, @status);
1115 1      if mc$setup.status <> 0A000H
1116 1      then call writeln(0, @(' MC Setup failed!'), 17, @status);
1117 1      scb.cbl$offset = offset (@transmit.status);
1118 1      call writeln(0, @(ODH, OAH, ' Receive Unit is active. '), 26, @status);
1119 1      disable;
1120 1      scb.cmd = 0010H;
1121 1      output(CA$PORT) = CA;
1122 1      call wait$scb;
1123 1      enable;
1124 1      output(ESI$PORT) = NO$LOOPBACK;
1125 1      call cr$if;
1126 1      if not no$transmission then
1127 1      do;
1128 2          call write(0, @('---Transmit Command Block---'), 28, @status);
1129 2          call print$uds(@transmit.status, 8);
1130 2          call cr$if;
1131 2          cur$scb$offset = offset (@transmit.status);
1132 2          call pause;
1133 2          do z = 1 to 60;
1134 3              call time(250);
1135 3          end;
1136 2          call writeln(0, @(ODH, OAH, 'transmission started!'), 23, @status);
1137 2          call cr$if;
1138 2          disable;
1139 2          scb.cmd = 0100H;
1140 2          output(CA$PORT) = CA;
1141 2          call wait$scb;
1142 2          enable;
1143 2      end;
1144 1      call update;
1145 1      do forever;
1146 2          call write(0, @(ODH, ' '), 2, @status);
1147 2          do y = 0 to 5;
1148 3              do case y;
1149 4                  call write$int(count, dhex);
1150 4                  call write$int(receive$count, dhex);
1151 4                  call write$int(scb.crc$errs, dhex);
1152 4                  call write$int(scb.aln$errs, dhex);
1153 4                  call write$int(scb.rsc$errs, dhex);
1154 4                  call write$int(scb.ovrn$errs, dhex);
1155 4              end;
1156 3          char$count = 13 - char$count;
1157 3          call loop$char(char$count, ' ');
1158 3      end;
1159 2          if csts then
1160 2          do;
1161 3              disable;
1162 3              call getout;
1163 3              call update;
1164 3          end;
1165 2      end;
1166 1      end tsms;

```

292010-65

MODULE INFORMATION:

```

CODE AREA SIZE      = 23C3H   9155D
CONSTANT AREA SIZE  = 0F85H   3973D
VARIABLE AREA SIZE  = 265EH   9822D
MAXIMUM STACK SIZE  = 0092H   146D
1994 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

DICTIONARY SUMMARY:

```

159KB MEMORY AVAILABLE
23KB MEMORY USED    (14%)
0KB DISK SPACE USED

```

END OF PL/M-86 COMPILATION

292010-66


```

/*****
*/
/*      186/586 High Integration Board initialization Routine      */
/*      (This driver is configured for Ethernet/Cheapernet Design */
/*      Kit Demo Board)                                          */
/*
/*      Ver. 2.0                                                March 14, 1986      */
/*
/*      Kiyoshi Nishide                                       Intel Corporation      */
/*
/*****

/* The conditional compilation parameter 'EPROM27128' determines board ROM
size. If it is true, the 80186's wait state generator is programmed to
0 wait state for upper 64K-byte memory locations. If it is false, the
wait state generator is programmed to 0 wait state for upper 128K-byte
memory locations: */

1      ini186:

do:

2      declare hib_ir label public;
3      declare main label external;
4      declare menu label external;

/* literals */

5      declare lit      literally 'literally',
          UMCS_reg      lit 'OFFA0H',
          LMCS_reg      lit 'OFFA2H',
          PACS_reg      lit 'OFFA4H',
          MPSC_reg      lit 'OFFA8H',
          INT_MASK_reg  lit 'OFF28H',
          ISCP#LOC#LO   lit '03FF8H',
          ISCP#LOC#HI   lit '0',
          SCC_CH_B_CMD   lit '8300H',
          SCC_CH_B_DATA  lit '8302H',
          SCC_CH_A_CMD   lit '8304H',
          SCC_CH_A_DATA  lit '8306H',
          NH            lit '0',
          CR            lit '0DH',
          LF            lit '0AH',
          BS            lit '0BH',
          SP            lit '20H',
          GM            lit '3FH',
          DEL           lit '07FH',
          BEL           lit '07H';

```

292010-67

186/586 High Integration Board Initialization Routine

```

        /* System Configuration Pointer */
6   1   declare scp structure
        (
            sysbus byte,
            unused (5) byte,
            iscp%addr%lo word,
            iscp%addr%hi word
        )
        at (OFFF6H) data (0, 0, 0, 0, 0, 0, ISCP%LOC%LO, ISCP%LOC%HI);

7   1   init%int%clt: procedure;
8   2           output(INT_mask_reg) = OFFH; /* mask all interrupts */
9   2   end init%int%clt;

10  1   rra: procedure (reg_no) byte;
11  2   declare reg_no byte;
12  2           if (reg_no and OFH) <> 0 then output(SCC_CH_A_CMD) = reg_no and OFH;
14  2           return input(SCC_CH_A_CMD);
15  2   end rra;

16  1   rrb: procedure (reg_no) byte;
17  2   declare reg_no byte;
18  2           if (reg_no and OFH) <> 0 then output (SCC_CH_B_CMD) = reg_no and OFH;
20  2           return input(SCC_CH_B_CMD);
21  2   end rrb;

22  1   wra: procedure (reg_no, value);
23  2   declare (reg_no, value) byte;
24  2           if (reg_no and OFH) <> 0 then output (SCC_CH_A_CMD) = reg_no and OFH;
26  2           output (SCC_CH_A_CMD) = value;
27  2   end wra;

28  1   wrb: procedure (reg_no, value);
29  2   declare (reg_no, value) byte;
30  2           if (reg_no and OFH) <> 0 then output (SCC_CH_B_CMD) = reg_no and OFH;
32  2           output (SCC_CH_B_CMD) = value;
33  2   end wrb;
34  1   init$SCC$B: procedure;
35  2           call wrb(09, 0100000b); /* channel B reset */

```

292010-68

186/586 High Integration Board Initialization Routine (Continued)

```

36 2      call wrb(04, 01001110b); /* 2 stop, no parity, brf = 16x */
37 2      call wrb(03, 11000000b); /* rx 8 bits/char, no auto-enable */
38 2      call wrb(05, 01100000b); /* tx 8 bits/char */
39 2      call wrb(10, 00000000b);
40 2      call wrb(11, 01010110b); /* rxc = txc = BRG, trxc = BRG out */
41 2      call wrb(12, 00001011b); /* baud rate = 9600 */
42 2      call wrb(13, 00000000b);
43 2      call wrb(14, 00000011b); /* BRG source = SYS CLK, enable BRG */
44 2      call wrb(15, 00000000b); /* all ext status interrupts off */

45 2      call wrb(03, 11000001b); /* scc-b receive enable */
46 2      call wrb(05, 11101010b); /* scc-b transmit enable, dtr on, rts on */

47 2      end init$SCC$B;

48 1      c$in: procedure byte public;
49 3          do while (input(SCC_CH_B_CMD) and 1) = 0; end;
51 2          return (input(SCC_CH_B_DATA));

52 2      end c$in;

53 1      c$out: procedure (char) public;
54 2      declare char byte;
55 3          do while (input(SCC_CH_B_CMD) and 4) = 0; end;
57 2          output(SCC_CH_B_DATA) = char;

58 2      end c$out;

59 1      read: procedure (file$id, msg$ptr, count, actual$ptr, status$ptr) public;
60 2      declare file$id word,
          msg$ptr pointer,
          count word,
          actual$ptr pointer,
          status$ptr pointer,
          msg based msg$ptr (1) byte,
          buf (200) byte,
          actual based actual$ptr word,
          status based status$ptr word,
          i word,
          ch byte;

/* This procedure implements the ISIS read procedure. All control characters */
/* except LF, BS, and DEL are ignored. If BS or DEL is encountered, a */
/* backspace is done. */

61 2          status = 0;
62 2          i, ch = 0;
63 2          do while (ch <> CR) and (ch <> LF) and (i < 198);
64 3              ch = c$in and 07FH;
65 3              if (ch = BS) or (ch = DEL) then
66 3                  do;

```

292010-69

186/586 High Integration Board Initialization Routine (Continued)

```

67 4          if i > 0 then
68 4          do;
69 5              i = i - 1;
70 5              call c$out(DEL);
71 5              call c$out(BS);
72 5              call c$out(SP);
73 5              call c$out(DEL);
74 5              call c$out(BS);
75 5          end;
76 4          else
77 4              call c$out(BEL);
78 3          end;
79 3          else
80 4              if ch >= SP then
81 4                  do;
82 4                      call c$out(ch);
83 4                      buf(i) = ch;
84 4                      i = i + 1;
85 3                  end;
86 3              else
87 4                  if (ch = CR) or (ch = LF) then
88 4                      do;
89 4                          buf(i) = CR;
90 4                          buf(i + 1) = LF;
91 4                          i = i + 2;
92 3                      end;
93 3                  else
94 4                      call c$out(BEL);
95 3                  end;
96 2          call c$out(CR);
97 2          if i > count then i = count;
98 2          actual = i;
99 2          do i = 0 to actual - 1;
100 3              msg(i) = buf(i);
101 3          end;
102 2          end read;

103 1          csts: procedure byte public;
104 2              return ((input(SCC_CH_B_CMD) and 1) <> 0);
105 2          end csts;

106 1          write: procedure (file$fid, msg$ptr, count, status$ptr) public;
107 2          declare (file$fid, count) word,
108 2              (msg$ptr, status$ptr) pointer,
109 2              msg based msg$ptr (1) byte,
110 2              status based status$ptr word,
111 2              ch byte,
112 2              i word;

113 2          /* This procedure implements the ISIS write */
114 2          status = 0;

```

292010-70

186/586 High Integration Board Initialization Routine (Continued)

```
106 2      i = 0;
107 2      do while i < count;
108 3          ch = msg(i);
109 3          if ((ch >= SP) and (ch < DEL)) or (ch = CR) or (ch = LF) or (ch = NUL)
110 3              then
111 3                  call c$out(ch);
112 3              else
113 3                  call c$out(QM);
114 3              i = i + 1;
115 3          end;
116 2      end write;

117 1      hib_ir:
118 1          $IF EPROM27128
119 1              output(UMCS_reg) = 0F03BH; /* Starting Address = 0F0000H,
120 1                  no wait state */
121 1          $ELSE
122 1              output(UMCS_reg) = 0E03BH; /* Starting Address = 0E0000H,
123 1                  no wait state */
124 1          $ENDIF

125 1          output(LMCS_reg) = 03FCH; /* 16K, no wait state */
126 1          output(PACS_reg) = 0B3CH; /* PBA = B000H, no wait state for
127 1              PSC0-3 */
128 1          output(MPCS_reg) = 0BFH; /* Peripherals in I/O space, no A1 & A2
129 1              provided, 3 wait states for PSC4-6 */

130 1          call init$int$clt;
131 1          call init$SCC$B;
132 1          go to main;
133 1      end ini186;
```

292010-71

186/586 High Integration Board Initialization Routine (Continued)

APPENDIX C THE 82530 SCC - 80186 INTERFACE AP BRIEF

INTRODUCTION

The object of this document is to give the 82530 system designer an in-depth worst case design analysis of the typical interface to a 80186 based system. This document has been revised to include the new specifications for the 6 MHz 82530. The new specifications yield better margins and a 1 wait state interface to the CPU (2 wait states are required for DMA cycles). These new specifications will appear in the 1987 data sheet and advanced specification information can be obtained from your local Intel sales office. The following analysis includes a discussion of how the interface TTL is utilized to meet the timing requirements of the 80186 and the 82530. In addition, several optional interface configurations are also considered.

INTERFACE OVERVIEW

The 82530 - 80186 interface requires the TTL circuitry illustrated in Figure 1. Using five 14 pin TTL packages, 74LS74, 74AS74, 74AS08, 74AS04, and 74LS32, the following operational modes are supported:

- Polled
- Interrupt in vectored mode
- Interrupt in non-vectored mode
- Half-duplex DMA on both channels
- Full-duplex DMA on channel A

A brief description of the interface functional requirements during the five possible BUS operations follows below.




Figure 1. 82530-80186 Interface




Figure 2. 80186-82530 Interface Read Cycle




Figure 3. 80186-82530 Interface Write Cycle

READ CYCLE: The 80186 read cycle requirements are met without any additional logic, Figure 2. At least one wait state is required to meet the 82530 tAD access time.

WRITE CYCLE: The 82530 requires that data must be valid while the WR pulse is low, Figure 3. A D Flip-Flop delays the leading edge of WR until the falling edge of CLOCKOUT when data is guaranteed valid and WR is guaranteed active. The CLOCKOUT signal

is inverted to assure that WR is active low before the D Flip-Flop is clocked. No wait states are necessary to meet the 82530's WR cycle requirements, but one is assumed from the RD cycle.

INTA CYCLE: During an interrupt acknowledge cycle, the 80186 provides two INTA pulses, one per bus cycle, separated by two idle states. The 82530 expects only one long INTA pulse with a RD pulse occurring only after the 82530 IEI/TEO daisy chain settles. As




Figure 4. 82530-80186 INTA Cycle

illustrated in Figure 4, the \overline{INTA} signal is sampled on the rising edge of CLK (82530). Two D Flip-Flops and two TTL gates, U2 and U5, are implemented to generate the proper \overline{INTA} and \overline{RD} pulses. Also, the \overline{INT} signal is passively pulled high, through a 1 k resistor, and inverted through U3 to meet the 80186's active high requirement.

DMA CYCLE: Conveniently, the 80186 DMA cycle timings are the same as generic read and write operations. Therefore, with two wait states, only two modifications to the DMA request signals are necessary. First, the $\overline{RDYREQA}$ signal is inverted through U3 similar to the \overline{INT} signal, and second the $\overline{DTR/REQA}$ signal is conditioned through a D Flip-Flop to prevent inadvertent back to back DMA cycles. Because the 82530 $\overline{DTR/REQA}$ signal remains active low for over five CLK (82530)'s, an additional DMA cycle could occur. This uncertain condition is corrected when U4 resets the $\overline{DTR/REQA}$ signal inactive high. Full Duplex on both DMA channels can easily be supported with one extra D Flip-Flop and an inverter.

RESET: The 82530 does not have a dedicated RESET input. Instead, the simultaneous assertion of both \overline{RD} and \overline{WR} causes a hardware reset. This hardware reset is implemented through U2, U3, and U4.

ALTERNATIVE INTERFACE CONFIGURATIONS

Due to its wide range of applications, the 82530 interface can have many varying configurations. In most of these applications the supported modes of operation

need not be as extensive as the typical interface used in this analysis. Two alternative configurations are discussed below.

8288 BUS CONTROLLER: An 80186 based system implementing an 8288 bus controller will not require the preconditioning of the \overline{WR} signal through the D Flip-Flop U4. When utilizing an 8288, the control signal \overline{IOWC} does not go active until data is valid, therefore, meeting the timing requirements of the 82530. In such a configuration, it will be necessary to logically OR the \overline{IOWC} with reset to accommodate a hardware reset operation.

NON-VECTORED INTERRUPTS: If the 82530 is to be operated in the non-vectored interrupt mode (B step only), the interface will not require U1 or U5. Instead, \overline{INTA} on the 82530 should be pulled high, and pin 3 of U2 (\overline{RD} AND \overline{RESET}) should be fed directly into the \overline{RD} input of the SCC.

Obviously, the amount of required interface logic is application dependent and in many cases can be considerably less than required by the typical configuration, supporting all modes of SCC operation.

DESIGN ANALYSIS

This design analysis is for a typical microprocessor system, pictured in Figure 5. The Timing analysis assumes an 8 MHz 80186 and a 4 MHz 82530. Also, included in the analysis are bus loading, and TTL-MOS compatibility considerations.




Figure 5. Typical Microprocessor System

Bus Loading and Voltage Level Compatibilities

The data and address lines do not exceed the drive capability of either 80186 or the 82530. There are several control lines that drive more than one TTL equivalent input. The drive capability of these lines are detailed below.

WR: The \overline{WR} signal drives U3 and U4.

* $I_{OL}(2.0\text{ mA}) > I_{IL}(-0.4\text{ mA} + -0.5\text{ mA})$
 $I_{OH}(-400\ \mu\text{A}) > I_{IH}(20\ \mu\text{A} + 20\ \mu\text{A})$

PCS5: The $\overline{PCS5}$ signal drives U2 and U4.

* $I_{OL}(2.0\text{ mA}) > I_{IL}(-0.5\text{ mA} + -0.5\text{ mA})$
 $I_{OH}(-400\ \mu\text{A}) > I_{IH}(20\ \mu\text{A} + 20\ \mu\text{A})$

INTA: The \overline{INTA} signal drives 2(U1) and U5.

* $I_{OL}(2.0\text{ mA}) > I_{IL}(-0.4\text{ mA} + -0.8\text{ mA} + -0.4\text{ mA})$
 $I_{OH}(-400\ \mu\text{A}) > I_{IH}(20\ \mu\text{A} + 40\ \mu\text{A} + 20\ \mu\text{A})$

All the 82530 I/O pins are TTL voltage level compatible.

TIMING ANALYSIS

Certain symbolic conventions are adhered to throughout the analysis below and are introduced for clarity.

1. All timing variables with a lower case first letter are 82530 timing requirements or responses (i.e., tRR).
2. All timing variables with Upper case first letters are 80186 timing responses or requirements unless preceded by another device's alpha-numeric code (i.e., Tc1cl or '373 Tpd).
3. In the write cycle analysis, the timing variable $T_{pdWR186-WR530}$ represents the propagation delay between the leading or trailing edge of the \overline{WR} signal leaving the 80186 and the \overline{WR} edge arrival at the 82530 \overline{WR} input.

Read Cycle

1. **tAR:** Address valid to \overline{RD} active set up time for the 82530. Since the propagation delay is the worst case path in the assumed typical system, the margin is calculated only for a propagation delay constrained and not an ALE limited path. The spec value is 0 ns minimum.

$$* \quad 1\ Tc1cl - Tc1av(max) - '245\ Tpd(max) + Tc1rl(min) + 2(U2)\ Tpd(min) - tAR(min)$$

$$= 125 - 55 - 20.8 + 10 + 2(2) - 0 = 63.2\ \text{ns margin}$$

2. **tRA:** Address to \overline{RD} inactive hold time. The ALE delay is the worst case path and the 82530 requires 0 ns minimum.

$$* 1 Tccl + Tcrlh(\max) + Tchlh(\min) + '373 LE \\ Tpd(\min) - 2(U2) Tpd(\max)$$

$$= 55 - 55 + 5 + 8 - 2(5.5) = 2 \text{ ns margin}$$

3. **tCLR:** \overline{CS} active low to \overline{RD} active low set up time. The 82530 spec value is 0 ns minimum.

$$* 1 Tccl - Tcclsv(\max) - Tcrl(\min) - U2 \\ \text{skew}(\overline{RD} - \overline{CS}) + U2 Tpd(\min)$$

$$= 125 - 66 - 10 - 1 + 2 = 50 \text{ ns margin}$$

4. **tRCS:** \overline{RD} inactive to \overline{CS} inactive hold time. The 82530 spec calls for 0 ns minimum.

$$* Tcscsx(\min) - U2 \text{skew}(\overline{RD} - \overline{CS}) - U2 Tpd(\max)$$

$$= 35 - 1 - 5.5 = 28.5 \text{ ns margin}$$

5. **tCHR:** \overline{CS} inactive to \overline{RD} active set up time. The 82530 requires 5 ns minimum.

$$* 1 Tccl + 1 Tchcl - Tchcsx(\max) + Tcrl(\min) - U2 \\ \text{skew}(\overline{RD} - \overline{CS}) + U2 Tpd(\min) - tCHR$$

$$= 125 + 55 - 35 - 10 - 1 + 2 - 5 = 131 \text{ ns margin}$$

6. **tRR:** \overline{RD} pulse active low time. One 80186 wait state is included to meet the 150 ns minimum timing requirements of the 82530.

$$* Trlrh(\min) + 1(\overline{Tcclwait} \text{ state}) - 2(U2 \text{ skew}) - tRR$$

$$= (250 - 50) + 1(125) - 2(1) - 150 = 173 \text{ ns margin}$$

7. **tRDV:** \overline{RD} active low to data valid maximum delay for 80186 read data set up time ($Tdvcl = 20 \text{ ns}$). The margin is calculated on the Propagation delay path (worst case).

$$* 2 Tccl + 1(\overline{Tcclwait} \text{ state}) - Tcrl(\max) - Tdvcl(\min) \\ - '245 Tpd(\max) - 82530 tRDV(\max) - 2(U2) Tpd(\max)$$

$$= 2(125) + 1(125) - 70 - 20 - 14.2 - 105 - 2(5.5) \\ = 154 \text{ ns margin}$$

8. **tDF:** \overline{RD} inactive to data output float delay. The margin is calculated to \overline{DEN} active low of next cycle.

$$* 2 Tccl + Tchcl(\min) - Tcrlh(\max) + Tchctv(\min) - \\ 2(U2) Tpd(\max) - 82530 tDF(\max)$$

$$= 250 + 55 - 55 + 10 - 11 - 70 = 179 \text{ ns margin}$$

9. **tAD:** Address required valid to read data valid maximum delay. The 82530 spec value is 325 ns maximum.

$$* 3 Tccl + 1(\overline{Tcclwait} \text{ state}) - Tcclav(\max) - '373 \\ Tpd(\max) - '245 Tpd - Tdvcl(\min) - tAD$$

$$= 375 + 125 - 55 - 20.8 - 14.2 - 20 - 325 = 65 \text{ ns margin}$$

Write Cycle

1. **tAW:** Address required valid to \overline{WR} active low set up time. The 82530 spec is 0 ns minimum.

$$* Tccl - Tcclav(\max) - Tcvctv(\min) - '373 Tpd(\max) \\ + Tpd\overline{WR}186 = \overline{WR}530(\text{LOW}) [Tccl - Tcvctv(\min) + \\ U3 Tpd(\min) + U4 Tpd(\min)] - tAW$$

$$= 125 - 55 - 5 - 20.8 + [125 - 5 + 1 + 4.4] - 0 \\ = 170.6 \text{ ns margin}$$

2. **tWA:** \overline{WR} inactive to address invalid hold time. The 82530 spec is 0 ns.

$$* Tchcl(\min) - Tcvctv(\max) + Tchlh(\min) + '373 LE \\ Tpd(\min) - Tpd\overline{WR}186 = \overline{WR}530(\text{HIGH}) [U2 Tpd(\max) + \\ U3 Tpd(\max) + U4 Tpd(\max)]$$

$$= 55 - 55 + 5 + 8 - [5.5 + 3 + 7.1] = -2.6 \text{ ns margin}$$

3. **tCLW:** Chip select active low to \overline{WR} active low hold time. The 82530 spec is 0 ns.

$$* 1 Tccl - Tcclsv(\max) + Tcvctv(\min) - U2 Tpd(\max) \\ + Tpd\overline{WR}186 = \overline{WR}530(\text{LOW}) [Tccl - Tcvctv(\min) + U3 \\ Tpd(\min) + U4 Tpd(\min)]$$

$$= 125 - 66 + 5 - 5.5 + [125 - 5 + 1 + 4.4] = \\ 183.9 \text{ ns margin}$$

4. **tWCS:** \overline{WR} invalid to Chip Select invalid hold time. 82530 spec is 0 ns.

$$* Tcxcsx(\min) - U2 Tpd(\max) - \\ Tpd\overline{WR}186 = \overline{WR}530(\text{HIGH}) [U2 Tpd(\max) + U3 \\ Tpd(\max) + U4 Tpd(\max)]$$

$$= 35 + 1.5 - [5.5 + 3 + 7.1] = 20.9 \text{ ns margin}$$

5. **tCHW:** Chip Select inactive high to \overline{WR} active low set up time. The 82530 spec is 5 ns.

$$* 1 Tccl + Tchcl(\min) + Tcvctv(\min) - Tchcsx(\max) - \\ U2 Tpd(\max) + Tpd\overline{WR}186 = \overline{WR}530(\text{LOW}) [Tccl - \\ Tcvctv(\min) + U3 Tpd(\min) + U4 Tpd(\min)] - tCHW$$

$$= 125 + 55 + 5 - 35 - 5.5 + [125 - 5 + 1 + 4.4] - 5 \\ = 264 \text{ ns margin}$$

6. **tWW:** \overline{WR} active low pulse. 82530 requires a minimum of 60 ns from the falling to the rising edge of \overline{WR} . This includes one wait state.

* $T_{wlwh} [2T_{clcl} - 40] + 1 (T_{clclwait} \text{ state}) - T_{pdWR/186} - WR530(LOW) [T_{clcl} - T_{cvctv(min)} + U3 T_{pd(max)} + U4 T_{pd(max)}] + T_{pdWR/186} = WR/530(HIGH) [U2 T_{pd(min)} U3 T_{pd(min)} + U4 T_{pd(min)}] - t_{WW}$

$$= 210 + 1(125) - [125 - 5 + 4.5 + 9.2] - [1.5 + 1 + 3.2] - 60 = 135.6 \text{ ns margin}$$

7. **t_{DW}**: Data valid to \overline{WR} active low setup time. The 82530 spec requires 0 ns.

* $T_{cvctv(min)} - T_{cldv(max)} - '245 T_{pd(max)} + T_{pdWR186} - WR530(LOW) [T_{clcl} - T_{cvctv(min)} + U3 T_{pd(min)} + U4 T_{pd(min)}]$

$$= 5 - 44 - 14.2 + 125 - 5 + 1.0 + 4.4 = 72.2 \text{ ns margin}$$

8. **t_{WD}**: Data valid to \overline{WR} inactive high hold time. The 82530 requires a hold time of 0 ns.

* $T_{clch} - \text{skew} [T_{cvctv(max)} + T_{cvctv(min)}] + '245 OE T_{pd(min)} - T_{pdWR186} - WR530(HIGH) [U2 T_{pd(max)} + U3 T_{pd(max)} + U4 T_{pd(max)}]$

$$= 55 - 5 + 11.25 - [5.5 + 3.0 + 7.1] = -50.6 \text{ ns margin}$$

INTA Cycle:

1. **t_{IC}**: This 82530 spec implies that the \overline{INTA} signal is latched internally on the rising edge of CLK (82530). Therefore the maximum delay between the 80186 asserting \overline{INTA} active low or inactive high and the 82530 internally recognizing the new state of \overline{INTA} is the propagation delay through U1 plus the 82530 CLK period.

* $U1 T_{pd(max)} + 82530 \text{ CLK period}$

$$= 45 + 250 = 295 \text{ ns}$$

2. **t_{CI}**: rising edge of CLK to \overline{INTA} hold time. This spec requires that the state of \overline{INTA} remains constant for 100 ns after the rising edge of CLK. If this spec is violated any change in the state of \overline{INTA} may not be internally latched in the 82530. **t_{CI}** becomes critical at the end of an \overline{INTA} cycle when \overline{INTA} goes inactive. When calculating margins with **t_{CI}**, an extra 82530 CLK period must be added to the \overline{INTA} inactive delay.

3. **t_{IW}**: \overline{INTA} inactive high to \overline{WR} active low minimum setup time. The spec pertains only to 82530 \overline{WR} cycle and has a value of 55 ns. The margin is calculated assuming an 82530 \overline{WR} cycle occurs immediately after an \overline{INTA} cycle. Since the CPU cycles following an 82530 \overline{INTA} cycle are devoted to locating and executing the proper interrupt service routine, this condition

should never exist. 82530 drivers should insure that at least one CPU cycle separates \overline{INTA} and \overline{WR} or \overline{RD} cycles.

4. **t_{WI}**: \overline{WR} inactive high to \overline{INTA} active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with \overline{INTA} .

* $T_{clcl} - T_{cvctv(max)} - T_{pdWR186} - WR530(HIGH) [U3 T_{pd(max)} + U4 T_{pd(max)}] + T_{cvctv(min)} + U1 T_{pd(min)}$

$$= 125 - 55 - [5.5 + 3 + 7.1] + 5 + 10 = 69.4 \text{ ns margin}$$

5. **t_{IR}**: \overline{INTA} inactive high to \overline{RD} active low minimum setup time. This spec pertains only to 82530 RD cycles and has a value of 55 ns. The margin is calculated in the same manner as **t_{IW}**.

6. **t_{RI}**: \overline{RD} inactive high to \overline{INTA} active low minimum hold time. The spec is 0 ns and the margin assumes CLK coincident with \overline{INTA} .

* $T_{clcl} - T_{clrh(max)} - 2 U2 T_{pd(max)} + T_{cvctv(min)} + U1 T_{pd(min)}$

$$= 125 - 55 - 2(5.5) + 5 + 10 = 74 \text{ ns margin}$$

7. **t_{IID}**: \overline{INTA} active low to \overline{RD} active low minimum setup time. This parameter is system dependent. For any SCC in the daisy chain, **t_{IID}** must be greater than the sum of **t_{CEQ}** for the highest priority device in the daisy chain, **t_{EI}** for this particular SCC, and **t_{EIEO}** for each device separating them in the daisy chain. The typical system with only 1 SCC requires **t_{IID}** to be greater than **t_{CEQ}**. Since **t_{EI}** occurs coincidentally with **t_{CEQ}** and it is smaller it can be neglected. Additionally, **t_{EIEO}** does not have any relevance to a system with only one SCC. Therefore **t_{IID}** > **t_{CEQ}** = 250 ns.

* $4 T_{clcl} + 2 T_{idle} \text{ states} - T_{cvctv(max)} - t_{IC} [U1 T_{pd(max)} + 82530 \text{ CLK period}] + T_{cvctv(min)} + U5 T_{pd(min)} + U2 T_{pd(min)} - t_{IID}$

$$= 500 + 250 - 70 - [45 + 250] + 5 + 6 + 2 - 250 = 148 \text{ ns margin}$$

8. **t_{IDV}**: \overline{RD} active low to interrupt vector valid delay. The 80186 expects the interrupt vector to be valid on the data bus a minimum of 20 ns before T4 of the second acknowledge cycle (**T_{dvcI}**). **t_{IDV}** spec is 100 ns maximum.

* $3 T_{clcl} - T_{cvctv(max)} - U5 T_{pd(max)} - U2 T_{pd(max)} - t_{IDV(max)} - '245 T_{pd(max)} - T_{dvcI(min)}$

$$= 375 - 70 - 25 - 5.5 - 100 - 14.2 - 20 = 140.3 \text{ ns margin}$$

9. **tII:** \overline{RD} pulse low time. The 82530 requires a minimum of 125 ns.

$$* 3 T_{clcl} - T_{cvctv(max)} - U_5 T_{pd(max)} - U_2 T_{pd(max)} + T_{cvctv(min)} + U_5 T_{pd(min)} + U_2 T_{pd(min)} - t_{II(min)}$$

$$= 375 - 70 - 25 - 5.5 + 5 + 6 + 1.5 - 125 = 162 \text{ ns margin}$$

DMA Cycle

Fortunately, the 80186 DMA controller emulates CPU read and write cycle operation during DMA transfers. The DMA transfer timings are satisfied using the above analysis. Because of the 80186 DMA request input requirements, two wait states are necessary to prevent inadvertent DMA cycles. There are also CPU DMA intracycle timing considerations that need to be addressed.

1. **tDRD:** \overline{RD} inactive high to \overline{DTRREQ} (REQUEST) inactive high delay. Unlike the $\overline{READYREQ}$ signal, \overline{DTRREQ} does not immediately go inactive after the requested DMA transfer begins. Instead, the \overline{DTRREQ} remains active for a maximum of 5 tCY + 300 ns. This delayed request pulse could trigger a second DMA transfer. To avoid this undesirable condition, a D Flip Flop is implemented to reset the \overline{DTRREQ} signal inactive low following the initiation of the requested DMA transfer. To determine if back to back DMA transfers are required in a source synchronized configuration, the 80186 DMA controller samples the service request line 25 ns before T1 of the deposit cycle, the second cycle of the transfer.

$$* 4 T_{clcl} - T_{clcsv(max)} - U_4 T_{pd(max)} - T_{drqcl(min)}$$

$$= 500 - 66 - 10.5 - 25 = 398.5 \text{ ns margin}$$

2. **tRRI:** 82530 \overline{RD} active low to \overline{REQ} inactive high delay. Assuming source synchronized DMA transfer, the 80186 requires only one wait state to meet the tRRI spec of 200 ns. Two are included for consistency with tWRI.

$$* 2 T_{clcl} + 2(T_{clclwait \text{ state}}) - T_{clrl(max)} - 2(U_2) T_{pd(max)} - T_{drqcl} - t_{RRI}$$

$$= 2(125) + 2(125) - 70 - 2(5.5) - 200 = 219 \text{ ns margin}$$

3. **tWRI:** 82530 \overline{WR} active low to \overline{REQ} inactive high delay. Assuming destination synchronized DMA transfers, the 80186 needs two wait states to meet the tWRI spec. This is because the 80186 DMA controller samples requests two clocks before the end of the deposit cycle. This leaves only 1 T_{clcl} + n(wait states) minus \overline{WR} active delay for the 82530 to inactivate its REQ signal.

$$* T_{clcl} + 2(T_{clclwait \text{ state}}) - T_{cvctv(min)} - T_{pdWR186 - WR530(LOW)} [T_{clcl} - T_{cvctv(min)} + U_3 T_{pd(max)} + U_4 T_{pd(max)}] - T_{drqcl} - t_{WRI}$$

$$= 375 - 5 - [125 - 5 + 4.5 + 9.2] - 25 - 200 = 11.3 \text{ ns margin}$$

NOTE:

If one wait state DMA interface is required, external logic, like that used on the \overline{DTRREQ} signal, can be used to force the 82530 \overline{REQ} signal inactive.

4. **tREC:** CLK recovery time. Due to the internal data path, a recovery period is required between SCC bus transactions to resolve metastable conditions internal to the SCC. The DMA request lines are marked from requesting service until after the tREC has elapsed. In addition, the CPU should not be allowed to violate this recovery period when interleaving DMA transfers and CPU bus cycles. Software drivers or external logic should orchestrate the CPU and DMA controller operation to prevent tREC violation.

Reset Operation

During hardware reset, the system RESET signal is asserted high for a minimum of four 80186 clock cycles (1000 ns). The 82530 requires \overline{WR} and \overline{RD} to be simultaneously asserted low for a minimum of 250 ns.

$$* 4 T_{clcl} - U_3 T_{pd(max)} - 2(U_2) T_{pd(max)} + U_4 T_{pd(min)} - t_{REC}$$

$$= 1000 - 17.5 - 2(5.5) + 3.5 - 250 \text{ ns} = 725 \text{ ns margin}$$



INTEL CORPORATION, 3065 Bowers Ave., Santa Clara, CA 95051; Tel. (408) 987-8080

INTEL CORPORATION (U.K.) Ltd., Swindon, United Kingdom; Tel. (0793) 696 000