8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 x 8 EPROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- Fully Compatible with All Microprocessor Families
- 3.6 MHz 8741A-8 Available
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Available in EXPRESS — Standard Temperature Range — Extended Temperature Range

The Intel 8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS®-48, MCS-80, MCS-85, MCS-86, and other 8-bit systems.

The UPI-41A has 1K words of program memory and 64 words of data memory on-chip.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, single-step mode for debug and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.

Pin Configuration							
TEST 0 (,	40	Vcc				
XTAL1	2	39	TEST 1				
XTAL2	3	38	P27/OACH				
RESET	4	37	P26/DRQ				
SS 🗆	5	36	P25/IBF				
cs 🗆	6	35	P24/08F				
EA 🗌	7	34	P17				
AD [8	33	P16				
Ao []	9	32	P15				
WR 🖂	10	31	□P14				
SYNC 🗌	11 UPI-41A	30	_P13				
Po 🗆	12	29	P12				
D1 🗌	13	28	DP11				
02	14	27	P10				
D3 🗌	15	26	VDD				
D4 🖂	16	25	PROG				
05 🗌	17	24	P23				
D6 🗌	18	23	P22				
D7 []	19	22	P21				
vss□	20	21	P20				

290241-2

October 1989

Order Number: 290241-001





Table 1. Pin Description

Signal	Description	Signa
D ₀ -D ₇ (BUS)	Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A to an 8-bit master system data bus.	XTAL [:] XTAL :
P ₁₀ -P ₁₇	8-bit, PORT 1 quasi-bidirectional I/O lines.	SYNC
P ₂₀ -P ₂₇	8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits ($P_{20}-P_{23}$) interface directly to the 8243 I/O expander device and contain address	
	and data information during PORT 4-7 access. The upper 4 bits ($P_{24}-P_{27}$) can be programmed	EA
	to provide interrupt Request and DMA Handshake capability. Software control can configure P ₂₄ as OBF (Output Buffer Full), P ₂₅ as \overline{IBF} (Input Buffer Full), P ₂₆ as DRQ (DMA Request), and P ₂₇ as \overline{DACK} (DMA	PROG
	ACKnowledge).	RESE
WR	I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.	
RD	I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.	SS
<u>CS</u>	Chip select input used to select one UPI-41A out of several connected to a common data bus.	
A ₀	Address input used by the master processor to indicate whether byte transfer is data or	V _{CC} V _{DD}
	command. During a write operation flag F_1 is set to the status of the A_0 input.	
TEST 0, TEST 1	Input pins which can be directly tested using conditional branch instructions.	V_{SS}
	(T_1) also functions as the event timer input (under software control). T_0 is used during PROM programming and verification in the 8741A.	

Signal	Description
XTAL 1, XTAL 2	Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
SYNC	Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
EA	External access input which allows emulation, testing and PROM verification.
PROG	Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243.
RESET	Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification. RESET should be held low for a minimum of 8 instruction cycles after power-up.
SS	Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.
V _{CC}	+ 5V main power supply pin.
V _{DD}	+5V during normal operation. +25V during programming operation. Low power standby supply pin in ROM version.
V _{SS}	Circuit ground potential.

UPI-41A FEATURES AND ENHANCEMENTS

 Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.




2.8 Bits of Status

ST7	ST ₆	ST_5	ST ₄	F ₁	F ₀	IBF	OBF
D7	De	D5	D₄	Da	D2	D₁	D٥

 ST_4-ST_7 are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4–7 of the accumulator are moved to bits 4–7 of the status register. Bits 0–3 of the status register are not affected.

MOV STS, A Op Code: 90H




3. RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.




 P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P_{24} becomes the OBF (Output Buffer Full) pin. A "1" written to P_{24} enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P_{24} disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI41A (in Output Data Bus Buffer). If "EN FLAGS" has been executed, P_{25} becomes the \overline{IBF} (Input Buffer Full) pin. A "1" written to P_{25} enables the \overline{IBF} pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P_{25} disables the \overline{IBF} pin (the pin remains low). This pin can be used to indicate that the UPI is ready for data.



Data Bus Buffer Interrupt Capability


EN FLAGS Op Code: 0F5H




 P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.


If the "EN DMA" instruction has been executed, P₂₆ becomes the DRQ (DMA Request) pin. A "1" written to P₂₆ causes a DMA request (DRQ is activated). DRQ is deactivated by DACK•RD, DACK•WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P_{27} becomes the DACK (DMA Acknowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA Handshake Capability





8741A



SOLENOIDS

SOLENOID

PORT 1/PORT 2

7 OR 9

290241-10

APPLICATIONS





Figure 1. 8085A-8741A Interface






Figure 3. 8741A-8243 Keyboard Scanner



PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6 MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output during Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- 1. A₀ = 0V, CS = 5V, EA = 5V, $\overline{\text{RESET}}$ = 0V, TEST0 = 5V, V_{DD} = 5V, clock applied or internal oscillator operating, BUS and PROG floating
- 2. Insert 8741A in programming socket
- 3. TEST 0 = 0V (select program mode)
- 4. EA = 23V (active program mode)
- 5. Address applied to BUS and P20-1
- 6. $\overline{\text{RESET}} = 5V$ (latch address)
- 7. Data applied to BUS

- 8. $V_{DD} = 25V$ (programming power)
- 9. PROG = 0V followed by one 50 ms pulse to 23V 10. V_{DD} = 5V
- 11.TEST 0 = 5V (verify mode)
- 12. Read and verify data on BUS
- 13. TEST 0 = 0V
- 14. $\overline{\text{RESET}} = 0V$ and repeat from step 6
- 15. Programmer should be at conditions of step 1 when 8741A is removed from socket

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 $\mu W/cm^2$ power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.



6

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature under Bias $\dots 0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature65°C to +150°C
Voltage on Any Pin with
Respect to Ground0.5V to +7V
Power Dissipation1.5W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{SS} \text{ 0V}, V_{CC} = V_{DD} = +5V \pm 10\%$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage (except XTAL1, XTAL2, RESET)	-0.5	0.8	V	
V _{IL1}	Input Low Voltage (XTAL1, XTAL2, RESET)	-0.5	0.6	V	
V _{IH}	Input High Voltage (except XTAL1, XTAL2, RESET)	2.2	V _{CC}		
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V _{CC}	V	
V _{OL}	Output Low Voltage (D ₀ -D ₇)		0.45	V	$I_{OL} = 2.0 \text{ mA}$
V _{OL1}	Output Low Voltage (P10P17, P20P27, Sync)		0.45	V	$I_{OL} = 1.6 \text{ mA}$
V _{OL2}	Output Low Voltage (PROG)		0.45	V	$I_{OL} = 1.0 \text{ mA}$
V _{OH}	Output High Voltage (D0-D7)	2.4		V	$I_{OH} = -400 \ \mu A$
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50 \ \mu A$
IIL	Input Leakage Current (T_0 , T_1 , \overline{RD} , \overline{WR} , \overline{CS} , A_0 , EA)		±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I _{OZ}	Output Leakage Current (D ₀ -D ₇ , High Z State)		±10	μA	$\begin{array}{l} V_{SS} + 0.45 \\ \leq V_{IN} \leq V_{CC} \end{array}$
ILI	Low Input Load Current (P10P17, P20P27)		0.5	mA	$V_{IL} = 0.8V$
I _{LI1}	Low Input Load Current (RESET, SS)		0.2	mA	$V_{IL} = 0.8 V$
I _{DD}	V _{DD} Supply Current		15	mA	Typical = 5 mA
$I_{CC} + I_{DD}$	Total Supply Current		125	mA	Typical = 60 mA

A.C. CHARACTERISTICS $T_A = 0^\circ C$ to $+70^\circ C, V_{SS} = 0V, V_{CC} = V_{DD} = +5V \pm 10\%$ DBB READ

Symbol	Parameter	Min	Max	Unit	Test Conditions
t _{AR}	$\overline{\text{CS}}$, A ₀ Setup to $\overline{\text{RD}}\downarrow$	0		ns	
t _{RA}	$\overline{\text{CS}}$, A ₀ Hold after $\overline{\text{RD}}$ \uparrow	0		ns	
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	$\overline{\text{CS}}$, A ₀ to Data Out Delay		225	ns	$C_L = 150 pF$
t _{RD}	$\overline{RD}\downarrow$ to Data Out Delay		225	ns	$C_L = 150 pF$
t _{DF}	RD ↑ to Data Float Delay		100	ns	
t _{CY}	Cycle Time (except 8741A-8)	2.5	15	μs	6.0 MHz XTAL
t _{CY}	Cycle Time (8741A-8)	4.17	15	μs	3.6 MHz XTAL

DBB WRITE

Symbol	Parameter	Min	Max	Units	Test Conditions
t _{AW}	$\overline{\text{CS}}$, A ₀ Setup to $\overline{\text{WR}}\downarrow$	0		ns	
t _{WA}	$\overline{\text{CS}}$, A ₀ Hold after $\overline{\text{WR}}$ \uparrow	0		ns	
tww	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR ↑	150		ns	
t _{WD}	Data Hold after WR ↑	0		ns	

A.C. TIMING SPECIFICATION FOR PROGRAMMING T_A = 0°C to +70°C, V_{CC} = +5V $\pm 10\%$

Symbol	Parameter	Min	Max	Units	Test Conditions
t _{AW}	Address Setup Time to RESET ↑	4t _{CY}			
t _{WA}	Address Hold Time after RESET ↑	4t _{CY}			
t _{DW}	Data in Setup Time to PROG ↑	4t _{CY}			
t _{WD}	Data in Hold Time after PROG \downarrow	4t _{CY}			
t _{PH}	RESET Hold Time to Verify	4t _{CY}			
t _{VDDW}	V _{DD} Setup Time to PROG ↑	4t _{CY}			
t _{VDDH}	V _{DD} Hold Time after PROG \downarrow	0			
t _{PW}	Program Pulse Width	50	60	ms	
t _{TW}	Test 0 Setup Time for Program Mode	4t _{CY}			
t _{WT}	Test 0 Hold Time after Program Mode	4t _{CY}			
t _{DO}	Test 0 to Data Out Delay		4t _{CY}		
t _{WW}	RESET Pulse Width to Latch Address	4t _{CY}			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μs	
t _{CY}	CPU Operation Cycle Time	5.0		μs	
t _{RE}	RESET Setup Time before EA ↑	4t _{CY}			

NOTE:

1. If TEST 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}}$ \uparrow .

D.C. SPECIFICATION FOR PROGRAMMING $T_A = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{DOH}	V _{DD} Program Voltage High Level	24.0	26.0	V	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	V	
V _{PH}	PROG Program Voltage High Level	21.5	24.5	V	
V _{PL}	PROG Voltage Low Level		0.2	V	
V _{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	V	
V _{EAL}	EA Voltage Low Level		5.25	V	
I _{DD}	V _{DD} High Voltage Supply Current		30.0	mA	
IPROG	PROG High Voltage Supply Current		16.0	mA	
IEA	EA High Voltage Supply Current		1.0	mA	




A.C. CHARACTERISTICS-DMA


Symbol	Parameter	Min	Max	Units	Test Conditions
t _{ACC}	\overline{DACK} to \overline{WR} or \overline{RD}	0		ns	
t _{CAC}	RD or WR to DACK	0		ns	
t _{ACD}	DACK to Data Valid		225	ns	$C_L = 150 pF$
tCRQ	RD or WR to DRQ Cleared		200	ns	

A.C. CHARACTERISTICS—PORT 2 T_A = 0°C to +70°C, V_{CC} = +5V $\pm 10\%$


Symbol	Parameter	Min	Max	Units	Test Conditions
t _{CP}	Port Control Setup before Falling Edge of PROG	10		ns	
t _{PC}	Port Control Hold after Falling Edge of PROG	100		ns	
t _{PR}	PROG to Time P2 Input Must Be Valid		810	ns	
t _{PF}	Input Data Hold Time	0	150	ns	
t _{DP}	Output Data Setup Time	250		ns	
t _{PD}	Output Data Hold Time	65		ns	
t _{PP}	PROG Pulse Width	1200		ns	

A.C. TESTING INPUT/OUTPUT WAVEFORM







TYPICAL 8741A CURRENT




CRYSTAL OSCILLATOR MODE




DRIVING FROM EXTERNAL SOURCE



LC OSCILLATOR MODE




WAVEFORMS




READ OPERATION—DATA BUS BUFFER REGISTER

WAVEFORMS

WRITE OPERATION—DATA BUS BUFFER REGISTER




COMBINATION PROGRAM/VERIFY MODE






WAVEFORMS

VERIFY MODE










PORT 2 TIMING



PORT TIMING DURING EXTERNAL ACCESS (EA)

