



**AP-248**

**APPLICATION  
NOTE**

**Using The 8096**

**IRA HORDEN**  
MCO APPLICATIONS ENGINEER

September 1987



Order Number: 270061-002

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

\*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641  
or call 1-800-879-4683

<b>Using The 8096</b>	<b>CONTENTS</b>	<b>PAGE</b>
<b>1.0 INTRODUCTION</b>	.....	1
<b>2.0 8096 OVERVIEW</b>	.....	1
2.1. General Description	.....	1
2.1.1. CPU Section	.....	2
2.1.2. I/O Features	.....	4
2.2. The Processor Section	.....	4
2.2.1. Operations and Addressing Modes	.....	4
2.2.2. Assembly Language	.....	7
2.2.3. Interrupts	.....	8
2.3. On-Chip I/O Section	.....	10
2.3.1. Timer/Counters	.....	10
2.3.2. HSI	.....	11
2.3.3. HSO	.....	12
2.3.4. Serial Port	.....	13
2.3.5. A to D Converter	.....	16
2.3.6. PWM Register	.....	17
<b>3.0 BASIC SOFTWARE EXAMPLES</b>	.....	19
3.1. Using the 8096's Processing Section	.....	19
3.1.1. Table Interpolation	.....	19
3.1.2. PL/M-96	.....	22
3.2. Using the I/O Section	.....	24
3.2.1. Using the HSI Unit	.....	24
3.2.2. Using the HSO Unit	.....	25
3.2.3. Using the Serial Port in Mode 1	.....	29
3.2.4. Using the A to D	.....	31
<b>4.0 ADVANCED SOFTWARE EXAMPLES</b>	.....	31
4.1. Simultaneous I/O Routines under Interrupt Control	.....	31
4.2. Software Serial Port Using the HSIO Unit	.....	34
4.3. Interfacing an Optical Encoder to the HSI Unit	.....	39
<b>5.0 HARDWARE EXAMPLE</b>	.....	51
5.1. EPROM Only Minimum System	.....	51
5.2. Port Reconstruction	.....	53
<b>6.0 CONCLUSION</b>	.....	54
<b>7.0 BIBLIOGRAPHY</b>	.....	54



**CONTENTS** PAGE

**APPENDICES**

**Appendix A. Basic Software Examples** ..... A-1

A.1. Table Lookup 1 ..... A-1

A.2. Table Lookup 2 ..... A-3

A.3. PLM-96 Code with Expansion ..... A-5

A.4. Pulse Measurement ..... A-11

A.5. Enhanced Pulse Measurement .... A-13

**CONTENTS** PAGE

A.6. PWM Using the HSO ..... A-15

A.7. Serial Port ..... A-19

A.8. A to D Converter ..... A-21

**Appendix B. HSO and A to D Under Interrupt Control** ..... B-1

**Appendix C. Software Serial Port** ..... C-1

**Appendix D. Motor Control Program** ... D-1



## Figures

2-1.	8096 Block Diagram	1
2-2.	Memory Map	2
2-3.	SFR Layout	3
2-4.	Major I/O Functions	4
2-5.	Instruction Summary	5
2-6.	Instruction Format	7
2-7.	Interrupt Sources	8
2-8.	Interrupt Vectors and Priorities	8
2-9.	Interrupt Structure Block Diagram	9
2-10.	The PSW Register	10
2-11.	HSI Unit Block Diagram	11
2-12.	HSI Mode Register	11
2-13.	HCO Command Register	12
2-14.	HCO Block Diagram	12
2-15.	Serial Port Control/Status Register	13
2-16.	Baud Rate Formulas	14
2-17.	Baud Rate Values for 10, 11, 12 MHz	15
2-18.	Multiprocessor Communication	16
2-19.	A to D Result/Command Register	17
2-20.	PWM Output Waveforms	18
2-21.	PWM to Analog Conversion Circuitry	18
3-1.	Using the HSIO to Monitor Rotating Machinery	28
3-2.	Serial Port Level Conversion	30
4-1.	10-Bit Asynchronous Frame	35
4-2.	Optical Encoder and Waveforms	39
4-3.	Filtered Encoder Waveforms	40
4-4.	Schematic of Optical Encoder to 8096 Interface	41
4-5.	Motor Driver Circuitry	41
4-6.	Mode State Diagram	44
4-7.	Motor Control Modes	49
5-1.	Minimum System Configuration	52

## Listings

3-1.	Include File DEMO96.INC	19
3-2.	ASM-96 Code for Table Lookup Routine 1	20
3-3.	ASM-96 Code for Table Lookup Routine 1	21
3-4.	PLM-96 Code for Table Lookup Routine 1	23
3-5.	32-Bit Result Multiply Procedure for PLM-96	23
3-6.	Measuring Pulses Using the HSI Unit	24
3-7.	Enhanced HSI Pulse Measurement Routine	25
3-8.	Generating a PWM with the HSO	26
3-9.	Changes to Declarations for HSO Routine	27
3-10.	Driver Module for HSO PWM Program	27
3-11.	Using the Serial Port in Mode 1	29
3-12.	Scanning the A to D Channels	31
4-1.	Using Multiple I/O Devices	32
4-2.	Software Serial Port Declarations	35
4-3.	Software Serial Port Interface Routines	36
4-4.	Software Serial Port Initialization Routine	36
4-5.	Software Serial Port Transmit Process	37
4-6.	Receive Process	37
4-7.	Motor Control HSO.0 Timer Routine	42
4-8.	Motor Control HSI Data Available Routine	44
4-9.	Motor Control Mode 1 Routines	45
4-10.	Motor Control Mode 0 Routines	46
4-11.	Motor Control Software Timer 1 Routine	47
4-12.	Motor Control Next Position Lookup	49
4-13.	Motor Control Timer Interrupt Routine	50
4-14.	Motor Control Software Timer Interrupt Handler	50
4-15.	Motor Control Software Timer 2 Routine	51





## 1.0 INTRODUCTION

High speed digital signals are frequently encountered in modern control applications. In addition, there is often a requirement for high speed 16-bit and 32-bit precision in calculations. The MCS<sup>®</sup>-96 product line, generically referred to as the 8096, is designed to be used in applications which require high speed calculations and fast I/O operations.

The 8096 is a 16-bit microcontroller with dedicated I/O subsystems and a complete set of 16-bit arithmetic instructions including multiply and divide operations. This Ap-note will briefly describe the 8096 in section 2, and then give short examples of how to use each of its key features in section 3. The concluding sections feature a few examples which make use of several chip features simultaneously and some hardware connection suggestions. Further information on the 8096 and its use is available from the sources listed in the bibliography.

## 2.0 8096 OVERVIEW

### 2.1. General Description

Unlike microprocessors, microcontrollers are generally optimized for specific applications. Intel's 8048 was optimized for general control tasks while the 8051 was optimized for 8-bit math and single bit boolean operations. The 8096 has been designed for high speed/high performance control applications. Because it has been designed for these applications the 8096 architecture is different from that of the 8048 or 8051.

There are two major sections of the 8096; the CPU section and the I/O section. Each of these sections can be subdivided into functional blocks as shown in Figure 2-1.




Figure 2-1. 8096 Block Diagram

**2.1.1. CPU SECTION**

The CPU of the 8096 uses a 16-bit ALU which operates on a 256-byte register file instead of an accumulator. Any of the locations in the register file can be used for sources or destinations for most of the instructions. This is called a register to register architecture. Many of the instructions can also use bytes or words from anywhere in the 64K byte address space as operands. A memory map is shown in Figure 2-2.

In the lower 24 bytes of the register file are the register-mapped I/O control locations, also called Special Function Registers or SFRs. These registers are used to control the on-chip I/O features. The remaining 232 bytes are general purpose RAM, the upper 16 of which can be kept alive using a low current power-down mode.




Figure 2-2. Memory Map



Figure 2-3 shows the layout of the register mapped I/O. Some of these registers serve two functions, one if they are read from and another if they are written

to. More information about the use of these registers is included in the description of the features which they control.




Figure 2-3: SFR Layout



**2.1.2. I/O FEATURES**

Many of the I/O features on the 8096 are designed to operate with little CPU intervention. A list of the major I/O functions is shown in Figure 2-4. The Watchdog Timer is an internal timer which can be used to reset the system if the software fails to operate properly. The Pulse-Width-Modulation (PWM) output can be used as a rough D to A, a motor driver, or for many other purposes. The A to D converter (ADC) has 8 multiplexed inputs and 10-bit resolution. The serial port has several modes and its own baud rate generator. The High Speed I/O section includes a 16-bit timer, a 16-bit counter, a 4-input programmable edge detector, 4 software timers, and a 6-output programmable event generator. All of these features will be described in section 2.3.

**2.2. The Processor Section**

**2.2.1. OPERATIONS AND ADDRESSING MODES**

The 8096 has 100 instructions, some of which operate on bits, some on bytes, some on words and some on longs (double words). All of the standard logical and arithmetic functions are available for both byte and word operations. Bit operations and long operations are provided for some instructions. There are also flag manipulation instructions as well as jump and call instructions. A full set of conditional jumps has been included to speed up testing for various conditions.

Bit operations are provided by the Jump Bit and Jump Not Bit instructions, as well as by immediate masking of bytes. These bit operations can be performed on any of the bytes in the register file or on any of the special function registers. The fast bit manipulation of the SFRs can provide rapid I/O operations.

A symmetric set of byte and word operations make up the majority of the 8096 instruction set. The assembly language for the 8096 (ASM-96) uses a "B" suffix on a mnemonic to indicate a byte operation, without this suffix a word operation is indicated. Many of these operations can have one, two or three operands. An example of a one operand instruction would be:

```
NOT Value1 ; Value1 := 1's complement (Value1)
```

A two operand instruction would have the form:

```
ADD Value2,Value1 ; Value2 := Value2 + Value1
```

A three operand instruction might look like:

```
MUL Value3,Value2,Value1 ;
Value3 := Value2 * Value1
```

The three operand instructions combined with the register to register architecture almost eliminate the necessity of using temporary registers. This results in a faster processing time than machines that have equivalent instruction execution times, but use a standard architecture.

Long (32-bit) operations include shifts, normalize, and multiply and divide. The word divide is a 32-bit by 16-bit operation with a 16-bit quotient and 16-bit remainder. The word multiply is a word by word multiply with a long result. Both of these operations can be done in either the signed or unsigned mode. The direct unsigned modes of these instructions take only 6.5 microseconds. A normalize instruction and sticky bit flag have been included in the instruction set to provide hardware support for the software floating point package (FPAL-96).

Major I/O Functions	
High Speed Input Unit	Provides Automatic Recording of Events
High Speed Output Unit	Provides Automatic Triggering of Events and Real-Time Interrupts
Pulse Width Modulation	Output to Drive Motors or Analog Circuits
A to D Converter	Provides Analog Input
Watchdog Timer	Resets 8096 if a Malfuction Occurs
Serial Port	Provides Synchronous or Asynchronous Link
Standard I/O Lines	Provide Interface to the External World when other Special Features are not needed

**Figure 2-4. Major I/O Functions**



Mnemonic	Operands	Operation (Note 1)	Flags						Notes
			Z	N	C	V	VT	ST	
ADD/ADDB	2	$D \leftarrow D + A$	✓	✓	✓	✓	↑	—	
ADD/ADDB	3	$D \leftarrow B + A$	✓	✓	✓	✓	↑	—	
ADDC/ADDCB	2	$D \leftarrow D + A + C$	↓	✓	✓	✓	↑	—	
SUB/SUBB	2	$D \leftarrow D - A$	✓	✓	✓	✓	↑	—	
SUB/SUBB	3	$D \leftarrow B - A$	✓	✓	✓	✓	↑	—	
SUBC/SUBCB	2	$D \leftarrow D - A + C - 1$	↓	✓	✓	✓	↑	—	
CMP/CMPB	2	$D - A$	✓	✓	✓	✓	↑	—	
MUL/MULU	2	$D, D + 2 \leftarrow D * A$	—	—	—	—	—	?	2
MUL/MULU	3	$D, D + 2 \leftarrow B * A$	—	—	—	—	—	?	2
MULB/MULUB	2	$D, D + 1 \leftarrow D * A$	—	—	—	—	—	?	3
MULB/MULUB	3	$D, D + 1 \leftarrow B * A$	—	—	—	—	—	?	3
DIVU	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow \text{remainder}$	—	—	—	✓	↑	—	2
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow \text{remainder}$	—	—	—	✓	↑	—	3
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow \text{remainder}$	—	—	—	?	↑	—	2
DIVB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow \text{remainder}$	—	—	—	?	↑	—	3
AND/ANDB	2	$D \leftarrow D \text{ and } A$	✓	✓	0	0	—	—	
AND/ANDB	3	$D \leftarrow B \text{ and } A$	✓	✓	0	0	—	—	
OR/ORB	2	$D \leftarrow D \text{ or } A$	✓	✓	0	0	—	—	
XOR/XORB	2	$D \leftarrow D \text{ (excl. or) } A$	✓	✓	0	0	—	—	
LD/LDB	2	$D \leftarrow A$	—	—	—	—	—	—	
ST/STB	2	$A \leftarrow D$	—	—	—	—	—	—	
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow \text{SIGN}(A)$	—	—	—	—	—	—	3, 4
LDBZE	2	$D \leftarrow A; D + 1 \leftarrow 0$	—	—	—	—	—	—	3, 4
PUSH	1	$SP \leftarrow SP - 2; (SP) \leftarrow A$	—	—	—	—	—	—	
POP	1	$A \leftarrow (SP); SP \leftarrow SP + 2$	—	—	—	—	—	—	
PUSHF	0	$SP \leftarrow SP - 2; (SP) \leftarrow \text{PSW};$ $\text{PSW} \leftarrow 0000\text{H}; I \leftarrow 0$	0	0	0	0	0	0	
POPF	0	$\text{PSW} \leftarrow (SP); SP \leftarrow SP + 2; I \leftarrow \text{✓}$	✓	✓	✓	✓	✓	✓	
SJMP	1	$PC \leftarrow PC + 11\text{-bit offset}$	—	—	—	—	—	—	5
LJMP	1	$PC \leftarrow PC + 16\text{-bit offset}$	—	—	—	—	—	—	5
BR (indirect)	1	$PC \leftarrow (A)$	—	—	—	—	—	—	
SCALL	1	$SP \leftarrow SP - 2; (SP) \leftarrow PC;$ $PC \leftarrow PC + 11\text{-bit offset}$	—	—	—	—	—	—	5
LCALL	1	$SP \leftarrow SP - 2; (SP) \leftarrow PC;$ $PC \leftarrow PC + 16\text{-bit offset}$	—	—	—	—	—	—	5
RET	0	$PC \leftarrow (SP); SP \leftarrow SP + 2$	—	—	—	—	—	—	
J (conditional)	1	$PC \leftarrow PC + 8\text{-bit offset (if taken)}$	—	—	—	—	—	—	5
JC	1	Jump if C = 1	—	—	—	—	—	—	5
JNC	1	Jump if C = 0	—	—	—	—	—	—	5
JE	1	Jump if Z = 1	—	—	—	—	—	—	5

Figure 2-5. Instruction Summary

**NOTES:**

1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.
2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.
3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.
4. Changes a byte to a word.
5. Offset is a 2's complement number.

Mnemonic	Operands	Operation (Note 1)	Flags						Notes
			Z	N	C	V	VT	ST	
JNE	1	Jump if Z = 0	—	—	—	—	—	—	5
JGE	1	Jump if N = 0	—	—	—	—	—	—	5
JLT	1	Jump if N = 1	—	—	—	—	—	—	5
JGT	1	Jump if N = 0 and Z = 0	—	—	—	—	—	—	5
JLE	1	Jump if N = 1 or Z = 1	—	—	—	—	—	—	5
JH	1	Jump if C = 1 and Z = 0	—	—	—	—	—	—	5
JNH	1	Jump if C = 0 or Z = 1	—	—	—	—	—	—	5
JV	1	Jump if V = 1	—	—	—	—	—	—	5
JNV	1	Jump if V = 0	—	—	—	—	—	—	5
JVT	1	Jump if VT = 1; Clear VT	—	—	—	—	0	—	5
JNVT	1	Jump if VT = 0; Clear VT	—	—	—	—	0	—	5
JST	1	Jump if ST = 1	—	—	—	—	—	—	5
JNST	1	Jump if ST = 0	—	—	—	—	—	—	5
JBS	3	Jump if Specified Bit = 1	—	—	—	—	—	—	5, 6
JBC	3	Jump if Specified Bit = 0	—	—	—	—	—	—	5, 6
DJNZ	1	D ← D - 1; if D ≠ 0 then PC ← PC + 8-bit offset	—	—	—	—	—	—	5
DEC/DECB	1	D ← D - 1	✓	✓	✓	✓	↑	—	
NEG/NEGB	1	D ← 0 - D	✓	✓	✓	✓	↑	—	
INC/INCB	1	D ← D + 1	✓	✓	✓	✓	↑	—	
EXT	1	D ← D; D + 2 ← Sign (D)	✓	✓	0	0	—	—	2
EXTB	1	D ← D; D + 1 ← Sign (D)	✓	✓	0	0	—	—	3
NOT/NOTB	1	D ← Logical Not (D)	✓	✓	0	0	—	—	
CLR/CLRB	1	D ← 0	1	0	0	0	—	—	
SHL/SHLB/SHLL	2	C ← msb ———— lsb ← 0	✓	?	✓	✓	↑	—	7
SHR/SHRB/SHRL	2	0 → msb ———— lsb → C	✓	?	✓	0	—	✓	7
SHRA/SHRAB/SHRAL	2	msb → msb ———— lsb → C	✓	✓	✓	0	—	✓	7
SETC	0	C ← 1	—	—	1	—	—	—	
CLRC	0	C ← 0	—	—	0	—	—	—	
CLRVT	0	VT ← 0	—	—	—	—	0	—	
RST	0	PC ← 2080H	0	0	0	0	0	0	8
DI	0	Disable All Interrupts (I ← 0)	—	—	—	—	—	—	
EI	0	Enable All Interrupts (I ← 1)	—	—	—	—	—	—	
NOP	0	PC ← PC + 1	—	—	—	—	—	—	
SKIP	0	PC ← PC + 2	—	—	—	—	—	—	
NORML	2	Left Shift Till msb = 1; D ← shift count	✓	?	0	—	—	—	7
TRAP	0	SP ← SP - 2; (SP) ← PC PC ← (2010H)	—	—	—	—	—	—	9

Figure 2-5. Instruction Summary (Continued)

**NOTES:**

1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.
5. Offset is a 2's complement number.
6. Specified bit is one of the 2048 bits in the register file.
7. The "L" (Long) suffix indicates double-word operation.
8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.
9. The assembler will not accept this mnemonic.

One operand of most of the instructions can be used with any one of six addressing modes. These modes increase the flexibility and overall execution speed of the 8096. The addressing modes are: register-direct, immediate, indirect, indirect with auto-increment, and long and short indexed.

The fastest instruction execution is gained by using either register direct or immediate addressing. Register-direct addressing is similar to normal direct addressing, except that only addresses in the register file or SFRs can be addressed. The indexed mode is used to directly address the remainder of the 64K address space. Immediate addressing operates as would be expected, using the data following the opcode as the operand.

Both of the indirect addressing modes use the value in a word register as the address of the operand. If the indirect auto-increment mode is used then the word register is incremented by one after a byte access or by two after a word access. This mode is particularly useful for accessing lookup tables.

Access to any of the locations in the 64K address space can be obtained by using the long indexed addressing

mode. In this mode a 16-bit 2's complement value is added to the contents of a word register to form the address of the operand. By using the zero register as the index, ASM96 (the assembler) can accept "direct" addressing to any location. The zero register is located at 0000H and always has a value of zero. A short indexed mode is also available to save some time and code. This mode uses an 8-bit 2's complement number as the offset instead of a 16-bit number.

### 2.2.2. ASSEMBLY LANGUAGE

The multiple addressing modes of the 8096 make it easy to program in assembly language and provide an excellent interface to high level languages. The instructions accepted by the assembler consist of mnemonics followed by either addresses or data. A list of the mnemonics and their functions are shown in Figure 2-5. The addresses or data are given in different formats depending on the addressing mode. These modes and formats are shown in Figure 2-6.

Additional information on 8096 assembly language is available in the MCS-96 Macro Assembler Users Guide, listed in the bibliography.

Mnem	Dest or Src1	; One operand direct
Mnem	Dest, Src1	; Two operand direct
Mnem	Dest, Src1, Src2	; Three operand direct
Mnem	#Src1	; One operand immediate
Mnem	Dest, #Src1	; Two operand immediate
Mnem	Dest, Src1, #Src2	; Three operand immediate
Mnem	[addr]	; One operand indirect
Mnem	[addr] +	; One operand indirect auto-increment
Mnem	Dest, [addr]	; Two operand indirect
Mnem	Dest, [addr] +	; Two operand indirect auto-increment
Mnem	Dest, Src1, [addr]	; Three operand indirect
Mnem	Dest, Src1, [addr] +	; Three operand indirect auto-increment
Mnem	Dest, offs [addr]	; Two operand indexed (short or long)
Mnem	Dest, Src1, offs [addr]	; Three operand indexed (short or long)

Where: "Mnem" is the instruction mnemonic  
 "Dest" is the destination register  
 "Src1", "Src2" are the source registers  
 "addr" is a register containing a value to be used in computing the address of an operand  
 "offs" is an offset used in computing the address of an operand

270061-B3

Figure 2-6. Instruction Format




Figure 2-7. Interrupt Sources

2.2.3. INTERRUPTS

The flexibility of the instruction set is carried through into the interrupt system. There are 20 different interrupt sources that can be used on the 8096. The 20 sources vector through 8 locations or interrupt vectors. The vector names and their sources are shown in Figure 2-7, with their locations listed in Figure 2-8. Control of the interrupts is handled through the Interrupt Pending Register (INT\_PENDING), the Interrupt Mask Register (INT\_MASK), and the I bit in the PSW (PSW.9). Figure 2-9 shows a block diagram of the interrupt structure. The INT\_PENDING register contains bits which get set by hardware when an interrupt occurs. If the interrupt mask register bit for that source is a 1 and PSW.9 = 1, a vector will be taken to the address listed in the interrupt vector table for that

Source	Vector Location		Priority
	(High Byte)	(Low Byte)	
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6
Software Timers	200BH	200AH	5
HSI.0	2009H	2008H	4
High Speed Outputs	2007H	2006H	3
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 2-8. Interrupt Vectors and Priorities

source. When the vector is taken the INT\_PENDING bit is cleared. If more than one bit is set in the INT\_PENDING register with the corresponding bit set in the INT\_MASK register, the Interrupt with the highest priority shown in Figure 2-8 will be executed.

The software can make the hardware interrupts work in almost any fashion desired by having each routine run with its own setup in the INT\_MASK register. This will be clearly seen in the examples in section 4 which change the priority of the vectors in software. The





Figure 2-9. Interrupt Structure Block Diagram



**Figure 2-10. The PSW Register**

PSW (shown in Figure 2-10), stores the INT\_MASK register in its lower byte so that the mask register can be pushed and popped along with the machine status when moving in and out of routines. The action of pushing flags clears the PSW which includes PSW.9, the interrupt enable bit. Therefore, after a PUSHF instruction interrupts are disabled. In most cases an interrupt service routine will have the basic structure shown below.

```

INT    VECTOR:

    PUSHF
    LDB  INT_MASK, #xxxxxxxxB
    EI
    -
    - ;Insert service routine here
    -
    POPF
    RET

```

The PUSHF instruction saves the PSW including the old INT\_MASK register. The PSW, including the interrupt enable bit are left cleared. If some interrupts need to be enabled while the service routine runs, the INT\_MASK is loaded with a new value and interrupts are globally enabled before the service routine continues. At the end of the service routine a POPF in-

struction is executed to restore the old PSW. The RET instruction is executed and the code returns to the desired location. Although the POPF instruction can enable the interrupts the next instruction will always execute. This prevents unnecessary building of the stack by ensuring that the RET always executes before another interrupt vector is taken.

## 2.3. On-Chip I/O Section

All of the on-chip I/O features of the 8096 can be accessed through the special function registers, as shown in Figure 2-3. The advantage of using register-mapped I/O is that these registers can be used as the sources or destinations of CPU operations. There are seven major I/O functions. Each one of these will be considered with a section of code to exemplify its usage. The first section covered will be the High Speed I/O, (HSIO), subsystem. This section includes the High Speed Input (HSI) unit, High Speed Output (HSO) unit, and the Timer/Counter section.

### 2.3.1. TIMER/COUNTERS

The 8096 has two time bases, Timer 1 and Timer 2. Timer 1 is a 16-bit free running timer which is incremented every 8 state times. (A state time is 3 oscillator periods, or 0.25 microseconds with a 12 MHz crystal.)






Figure 2-11. HSI Unit Block Diagram

Its value can be read at any time and used as a reference for both the HSI section and the HSO section. Timer 1 can cause an interrupt when it overflows, and cannot be modified or stopped without resetting the entire chip. Timer 2 is really an event counter since it uses an external clock source. Like Timer 1, it is 16-bits wide, can be read at any time, can be used with the HSO section, and can generate an interrupt when it overflows. Control of Timer 2 is limited to incrementing it and resetting it. Specific values can not be written to it.

Although the 8096 has only two timers, the timer flexibility is equal to a unit with many timers thanks to the HSIO unit. The HSI enables one to measure times of external events on up to four lines using Timer 1 as a timer base. The HSO unit can schedule and execute internal events and up to six external events based on the values in either Timer 1 or Timer 2. The 8096 also includes separate, dedicated timers for the baud rate generator and watchdog timer.

2.3.2. HSI

The HSI unit can be thought of as a message taker which records the line which had an event and the time at which the event occurred. Four types of events can trigger the HSI unit, as shown in the HSI block diagram in Figure 2-11. The HSI unit can measure pulse widths and record times of events with a 2




Figure 2-12. HSI Mode Register

microsecond resolution. It can look for one of four events on each of four lines simultaneously, based on the information in the HSI Mode register, shown in Figure 2-12. The information is then stored in a seven level FIFO for later retrieval. Whenever the FIFO contains information, the earliest entry is placed in the holding register. When the holding register is read, the next valid piece of information is loaded into it. Interrupts can be generated by the HSI unit at the time the

holding register is loaded or when the FIFO has six or more entries.

### 2.3.3. HSO

Just as the HSI can be thought of as a message taker, the HSO can be thought of as a message sender. At times determined by the software, the HSO sends mes-




Figure 2-13. HSO Command Register




Figure 2-14. HSO Block Diagram

sages to various devices to have them turn on, turn off, start processing, or reset. Since the programmed times can be referenced to either Timer 1 or Timer 2, the HSO makes the two timers look like many. For example, if several events have to occur at specific times, the HSO unit can schedule all of the events based on a single timer. The events that can be scheduled to occur and the format of the command written to the HSO Command register are shown in Figure 2-13.

The software timers listed in the figure are actually 4 software flags in I/O Status Register 1 (IOS1). These flags can be set, and optionally cause an interrupt, at any time based on Timer 1 or Timer 2. In most cases these timers are used to trigger interrupt routines which must occur at regular intervals. A multitask process can easily be set up using the software timers.

A CAM (Content Addressable Memory) file is the main component of the HSO. This file stores up to eight events which are pending to occur. Every state time one location of the CAM is compared with the two timers. After 8 state times, (two microseconds with a 12 MHz clock), the entire CAM has been searched for time matches. If a match occurs the specified event will be triggered and that location of the CAM will be made available for another pending event. A block diagram of the HSO unit is shown in Figure 2-14.

### 2.3.4. Serial Port

Controlling a device from a remote location is a simple task that frequently requires additional hardware with many processors. The 8096 has an on-chip serial port to reduce the total number of chips required in the system.




Figure 2-15. Serial Port Control/Status Register

The serial port is similar to that on the MCS-51 product line. It has one synchronous and three asynchronous modes. In the asynchronous modes baud rates of up to 187.5 Kbaud can be used, while in the synchronous mode rates up to 1.5 Mbaud are available. The chip has a baud rate generator which is independent of Timer 1 and Timer 2, so using the serial port does not take away any of the HSI, HSO or timer flexibility or functionality.

Control of the serial port is provided through the SPCON/SPSTAT (Serial Port CONtrol/Serial Port STATus) register. This register, shown in Figure 2-15, has some bits which are read only and others which are write only. Although the functionality of the port is similar to that of the 8051, the names of some of the modes and control bits are different. The way in which the port is used from a software standpoint is also slightly different since RI and TI are cleared after each read of the register.

The four modes of the serial port are referred to as modes 0, 1, 2 and 3. Mode 0 is the synchronous mode, and is commonly used to interface to shift registers for I/O expansion. In this mode the port outputs a pulse train on the TXD pin and either transmits or receives data on the RXD pin. Mode 1 is the standard asynchronous mode, 8 bits plus a stop and start bit are sent or received. Modes 2 and 3 handle 9 bits plus a stop and start bit. The difference between the two is, that in Mode 2 the serial port interrupt will not be activated unless the ninth data bit is a one; in Mode 3 the interrupt is activated whenever a byte is received. These two modes are commonly used for interprocessor communication.

Using XTAL1:	
Mode 0:	$\text{Baud Rate} = \frac{\text{XTAL1 frequency}}{4*(B+1)}$ ; B $\neq$ 0
Others:	$\text{Baud Rate} = \frac{\text{XTAL1 frequency}}{64*(B+1)}$
Using T2CLK:	
Mode 0:	$\text{Baud Rate} = \frac{\text{T2CLK frequency}}{B}$ ; B $\neq$ 0
Others:	$\text{Baud Rate} = \frac{\text{T2CLK frequency}}{16*B}$ ; B $\neq$ 0
Note that B cannot equal 0, except when using XTAL1 in other than mode 0.	

Figure 2-16. Baud Rate Formulas

Baud rates for all of the modes are controlled through the Baud Rate register. This is a byte wide register which is loaded sequentially with two bytes, and internally stores the value as a word. The least significant byte is loaded to the register followed by the most significant. The most significant bit of the baud value determines the clock source for the baud rate generator. If the bit is a one, the XTAL1 pin is used as the source, if it is a zero, the T2 CLK pin is used. The formulas shown in Figure 2-16 can be used to calculate the baud rates. The variable "B" is used to represent the least significant 15 bits of the value loaded into the baud rate register.

The baud rate register values for common baud rates are shown in Figure 2-17. These values can be used when XTAL1 is selected as the clock source for serial modes other than Mode 0. The percentage deviation from theoretical is listed to help assess the reliability of a given setup. In most cases a serial link will work if there is less than a 2.5% difference between the baud rates of the two systems. This is based on the assumption that 10 bits are transmitted per frame and the last bit of the frame must be valid for at least six-eighths of the bit time. If the two systems deviate from theoretical by 1.25% in opposite directions the maximum tolerance of 2.5% will be reached. Therefore, caution must be used when the baud rate deviation approaches 1.25% from theoretical. Note that an XTAL1 frequency of 11.0592 MHz can be used with the table values for 11 MHz to provide baud rates that have 0.0 percent deviation from theoretical. In most applications, however, the accuracy available when using an 11 MHz input frequency is sufficient.

Serial port Mode 1 is the easiest mode to use as there is little to worry about except initialization and loading and unloading SBUF, the Serial port BUffer. If parity is enabled, (i.e., PEN=1), 7 bits plus even parity are used instead of 8 data bits. The parity calculation is done in hardware for even parity. Modes 2 and 3 are similar to Mode 1, except that the ninth bit needs to be controlled and read. It is also not possible to enable parity in Mode 2. When parity is enabled in Mode 3 the ninth bit becomes the parity bit. If parity is not enabled, (i.e., PEN = 0), the TB8 bit controls the state of the ninth transmitted bit. This bit must be set prior to each transmission. On reception, if PEN = 0, the RB8 bit indicates the state of the ninth received bit. If parity is enabled, (i.e., PEN = 1), the same bit is called RPE (Receive Parity Error), and is used to indicate a parity error.


<b>XTAL1 Frequency = 12.0 MHz</b>		
<b>Baud Rate</b>	<b>Baud Register Value</b>	<b>Percent Error</b>
19.2K	8009H	+2.40
9600	8013H	+2.40
4800	8026H	-0.16
2400	804DH	-0.16
1200	809BH	-0.16
300	8270H	0.00
<b>XTAL1 Frequency = 11.0 MHz</b>		
19.2K	8008H	+0.54
9600	8011H	+0.54
4800	8023H	+0.54
2400	8047H	+0.54
1200	808EH	-0.16
300	823CH	+0.01
<b>XTAL1 Frequency = 10.0 MHz</b>		
19.2K	8007H	-1.70
9600	800FH	-1.70
4800	8020H	+1.38
2400	8040H	-0.16
1200	8081H	-0.16
300	8208H	+0.03

**Figure 2-17. Baud Rate Values for 10, 11, 12 MHz**

The software used to communicate between processors is simplified by making use of Modes 2 and 3. In a basic protocol the ninth bit is called the address bit. If it is set high then the information in that byte is either the address of one of the processors on the link, or a command for all the processors. If the bit is a zero, the byte contains information for the processor or processors previously addressed. In standby mode all processors wait in Mode 2 for a byte with the address bit set. When they receive that byte, the software determines if the next message is for them. The processor that is to

receive the message switches to Mode 3 and receives the information. Since this information is sent with the ninth bit set to zero, none of the processors set to Mode 2 will be interrupted. By using this scheme the overall CPU time required for the serial port is minimized.

A typical connection diagram for the multi-processor mode is shown in Figure 2-18. This type of communication can be used to connect peripherals to a desk top computer, the axis of a multi-axis machine, or any other group of microcontrollers jointly performing a task.



**Figure 2-18. Multiprocessor Communication**

Mode 0, the synchronous mode, is typically used for interfacing to shift registers for I/O expansion. The software to control this mode involves the REN (Receiver ENable) bit, the clearing of the RI bit, and writing to SBUF. To transmit to a shift register, REN is set to zero and SBUF is loaded with the information. The information will be sent and then the TI flag will be set. There are two ways to cause a reception to begin. The first is by causing a rising edge to occur on the REN bit, the second is by clearing RI with REN = 1. In either case, RI is set again when the received byte is available in SBUF.

**2.3.5. A to D CONVERTER**

Analog inputs are frequently required in a microcontroller application. The 8097 has a 10-bit A to D converter that can use any one of eight input channels. The conversions are done using the successive approximation method, and require 168 state times (42 microseconds with a 12 MHz clock.)

The results are guaranteed monotonic by design of the converter. This means that if the analog input voltage changes, even slightly, the digital value will either stay the same or change in the same direction as the analog

input. When doing process control algorithms, it is frequently the changes in inputs that are required, not the absolute accuracy of the value. For this reason, even if the absolute accuracy of a 10-bit converter is the same as that of an 8-bit converter, the 10-bit monotonic converter is much more useful.

Since most of the analog inputs which are monitored by a microcontroller change very slowly relative to the 42 microsecond conversion time, it is acceptable to use a capacitive filter on each input instead of a sample and hold. The 8097 does not have an internal sample and hold, so it is necessary to ensure that the input signal does not change during the conversion time. The input to the A/D must be between ANGND and VREF. ANGND must be within a few millivolts of VSS and VREF must be within a few tenths of a volt of VCC.

Using the A to D converter on the 8097 can be a very low software overhead task because of the interrupt and HSO unit structure. The A to D can be started by the HSO unit at a preset time. When the conversion is complete it is possible to generate an interrupt. By using these features the A to D can be run under complete interrupt control. The A to D can also be directly




Figure 2-19. A to D Result/Command Register

controlled by software flags which are located in the AD\_RESULT/AD\_COMMAND Register, shown in Figure 2-19.

**2.3.6. PWM REGISTER**

Analog outputs are just as important as analog inputs when connecting to a piece of equipment. True digital to analog converters are difficult to make on a micro-processor because of all of the digital noise and the necessity of providing an on chip, relatively high current, rail to rail driver. They also take up a fair amount of silicon area which can be better used for other features. The A to D converter does use a D to A, but the currents involved are very small.

For many applications an analog output signal can be replaced by a Pulse Width Modulated (PWM) signal. This signal can be easily generated in hardware, and

takes up much less silicon area than a true D to A. The signal is a variable duty cycle, fixed frequency waveform that can be integrated to provide an approximation to an analog output. The frequency is fixed at a period of 64 microseconds for a 12 MHz clock speed. Controlling the PWM simply requires writing the desired duty cycle value (an 8-bit value) to the PWM Register. Some typical output waveforms that can be generated are shown in Figure 2-20.

Converting the PWM signal to an analog signal varies in difficulty, depending upon the requirements of the system. Some systems, such as motors or switching power supplies actually require a PWM signal, not a true analog one. For many other cases it is necessary only to amplify the signal so that it switches rail-to-rail, and then filter it. Switching rail-to-rail means that the output of the amplifier will be a reference value when the input is a logical one, and the output will



be zero when the input is a logical zero. The filter can be a simple RC network or an active filter. If a large amount of current is needed a buffer is also required. For low output currents, (less than 100 microamps or so), the circuit shown in Figure 2-21 can be used.

The RC network determines how quiet the output is, but the quieter the output, the slower it can change. The design of high accuracy voltage followers and active filters is beyond the scope of this paper, however many books on the subject are available.




Figure 2-20. PWM Output Waveforms




Figure 2-21. PWM to Analog Conversion Circuitry



### 3.0 BASIC SOFTWARE EXAMPLES

The examples in this section show how to use each I/O feature individually. Examples of using more than one feature at a time are described in section 4. All of the examples in this ap-note are set up to be used as listed. If run through ASM96 they will load and run on an SBE-96. In order to insure that the programs work, the stack pointer is initialized at the beginning of each program. If the programs are going to be used as modules of other programs, the stack pointer initialization should only be used at the beginning of the main program.

To avoid repetitive declarations the "include" file "DEMO96.INC", shown in Listing 3-1, is used. ASM-96 will insert this file into the code file whenever the directive "INCLUDE DEMO96.INC" is used. The file contains the definitions for the SFRs and other variables. The include statement has been placed in all of the examples. It should be noted that some of the lab-

els in this file are different from those in the file 8096.INC that is provided in the ASM-96 package.

### 3.1. Using the 8096's Processing Section

#### 3.1.1. TABLE INTERPOLATION

A good way of increasing speed for many processing tasks is to use table lookup with interpolation. This can eliminate lengthy calculations in many algorithms. Frequently it is used in programs that generate sine waveforms, use exponents in calculations, or require some non-linear function of a given input variable. Table lookup can also be used without interpolation to determine the output state of I/O devices for a given state of a set of input devices. The procedure is also a good example of 8096 code as it uses many of the software features. Two ways of making a lookup table are described, one way uses more calculation time, the second way uses more table space.

```

;*****
;
; DEMO96.INC - DEFINITION OF SYMBOLIC NAMES FOR THE I/O REGISTERS OF THE 8096
;
;*****
;
ZERO EQU 00h:WORD ; R/W
AD_COMMAND EQU 02h:BYTE ; W
AD_RESULT_LO EQU 02h:BYTE ; R
AD_RESULT_HI EQU 03h:BYTE ; R
HSI_MODE EQU 03h:BYTE ; W
HSO_TIME EQU 04h:WORD ; W
HSI_TIME EQU 04h:WORD ; R
HSO_COMMAND EQU 06h:BYTE ; W
HSI_STATUS EQU 06h:BYTE ; R
SBUF EQU 07h:BYTE ; R/W
INT_MASK EQU 08h:BYTE ; R/W
INT_PENDING EQU 09h:BYTE ; R/W
SPCON EQU 11h:BYTE
SPSTAT EQU 11h:BYTE
WATCHDOG EQU 0Ah:BYTE ; W WATCHDOG TIMER
TIMER1 EQU 0Ah:WORD ; R
TIMER2 EQU 0Ch:WORD ; R
PORT0 EQU 0Eh:BYTE ; R
BAUD_REG EQU 0Eh:BYTE ; W
PORT1 EQU 0Fh:BYTE ; R/W
PORT2 EQU 10h:BYTE ; R/W
IOC0 EQU 15h:BYTE ; W
IOS0 EQU 15h:BYTE ; R
IOC1 EQU 16h:BYTE ; W
IOS1 EQU 16h:BYTE ; R
PWM_CONTROL EQU 17h:BYTE ; W
SP EQU 18h:WORD ; R/W STACK POINTER

RSEG at 1CH

AX: DSW 1
DX: DSW 1
BX: DSW 1
CX: DSW 1

AL EQU AX :BYTE
AH EQU (AX+1) :BYTE

```

270061-16

Listing 3-1. Include File DEMO.96.INC



In both methods the procedure is similar. Values of a function are stored in memory for specific input values. To compute the output function for an input that is not listed, a linear approximation is made based on the nearest inputs and nearest outputs. As an example, consider the table below.

If the input value was one of those listed then there would be no problem. Unfortunately the real world is never so kind. The input number will probably be 259 or something similar. If this is the case linear interpolation would provide a reasonable result. The formula is:

$$\text{Delta Out} = \frac{\text{Upper Output} - \text{Lower Output}}{\text{Upper Input} - \text{Lower Input}} * (\text{Actual Input} - \text{Lower Input})$$

Actual Output = Lower Output + Delta Out  
 For the value of 259 the solution is:

$$\text{Delta Out} = \frac{900-400}{300-200} * (259-200) = \frac{500}{100} * 59 = 5 * 59 = 295$$

$$\text{Actual Output} = 400 + 295 = 695$$

To make the algorithm easier, (and therefore faster), it is appropriate to limit the range and accuracy of the function to only what is needed. It is also advantageous to make the input step (Upper Input-Lower Input) equal to a power of 2. This allows the substitution of multiple right shifts for a divide operation, thus speeding up throughput. The 8096 allows multiple arithmetic right shifts with a single instruction providing a very fast divide if the divisor is a power of two.

For the purpose of an example, a program with a 12-bit output and an 8-bit input has been written. An input step of 16 (2\*\*4) was selected. To cover the input range 17 words are needed, 255/16 + 1 word to handle values in the last 15 bytes of input range. Although only 12 bits are required for the output, the 16-bit architecture offers no penalty for using 16 instead of 12 bits.

The program for this example, shown in Listing 3-2, uses the definitions and equates from Listing 3-1, only the additional equates and definitions are shown in the code.

Input Value	Relative Table Address	Table Value
100	0001H	100
200	0002H	400
300	0003H	900
400	0004H	1600

```

$TITLE('INTER1.APT: Interpolation routine 1')
;;;;;;;;; 8096 Assembly code for table lookup and interpolation
$INCLUDE(:F1:DEMO96.INC) ; Include demo definitions

RSEG at 22H

    IN_VAL:      dsb    1          ; Actual Input Value
    TABLE_LOW: dsb    1
    TABLE_HIGH: dsb    1
    IN_DIF:      dsb    1          ; Upper Input - Lower Input
    IN_DIFB:     equ   IN_DIF :byte
    TAB_DIF:     dsb    1          ; Upper Output - Lower Output
    OUT:         dsb    1
    RESULT:      dsb    1
    OUT_DIF:     dsb    1          ; Delta Out

CSEG at 2080H

    LD    SP, #100H
    
```

270061-17

Listing 3-2. ASM-96 Code for Table Lookup Routine 1



```

look:  LDB  AL, IN_VAL      ; Load temp with Actual Value
       SHRB AL, #3       ; Divide the byte by 8
       ANDB AL, #1111110B ; Insure AL is a word address
                               ; This effectively divides AL by 2
                               ; so AL = IN_VAL/16

       LDBZE AX, AL      ; Load byte AL to word AX
       LD  TABLE_LOW, TABLE [AX] ; TABLE_LOW is loaded with the value
                               ; in the table at table location AX

       LD  TABLE_HIGH, (TABLE+2)[AX] ; TABLE_HIGH is loaded with the
                               ; value in the table at table
                               ; location AX+2
                               ; (The next value in the table)

       SUB  TAB_DIF, TABLE_HIGH, TABLE_LOW
                               ; TAB_DIF=TABLE_HIGH-TABLE_LOW

       ANDB IN_DIFB, IN_VAL, #0FH ; IN_DIFB=least significant 4 bits
                               ; of IN_VAL
       LDBZE IN_DIF, IN_DIFB      ; Load byte IN_DIFB to word IN_DIF

       MUL  OUT_DIF, IN_DIF, TAB_DIF
                               ; Output_difference =
                               ; Input_difference*Table_difference
       SHRAL OUT_DIF, #4          ; Divide by 16 (2**4)

       ADD  OUT, OUT_DIF, TABLE_LOW ; Add output difference to output
                               ; generated with truncated IN_VAL
                               ; as input
       SHRA OUT, #4              ; Round to 12-bit answer

       ADDC OUT, zero            ; Round up if Carry = 1

no_inc: ST  OUT, RESULT          ; Store OUT to RESULT

       BR  look                  ; Branch to "look:"

cseg  AT 2100H

table: DCW  0000H, 2000H, 3400H, 4C00H ; A random function
       DCW  5D00H, 6A00H, 7200H, 7800H
       DCW  7B00H, 7D00H, 7600H, 6D00H
       DCW  5D00H, 4B00H, 3400H, 2200H
       DCW  1000H

END
    
```

270061-18

**Listing 3-2. ASM-96 Code for Table Lookup Routine 1 (Continued)**

If the function is known at the time of writing the software it is also possible to calculate in advance the change in the output function for a given change in the input. This method can save a divide and a few other instructions at the expense of doubling the size of the

lookup table. There are many applications where time is critical and code space is overly abundant. In these cases the code in Listing 3-3 will work to the same specifications as the previous example.

```

$TITLE('INTER2.APT: Interpolation routine 2')
;;;;;; 8096 Assembly code for table lookup and interpolation
;;;;;; Using tabled values in place of division

$INCLUDE(:F1:DEMO96.INC) ; Include demo definitions

RSEG  at 24H

IN_VAL:      dsb 1          ; Actual Input Value
TABLE_LOW:   dsw 1          ; Table value for function
TABLE_INC:   dsw 1          ; Incremental change in function
IN_DIF:      dsw 1          ; Upper Input - Lower Input
IN_DIFB:     equ IN_DIF :byte
OUT:         dsw 1
RESULT:      dsw 1
OUT_DIF:     ds1 1          ; Delta Out
    
```

270061-19

**Listing 3-3. ASM-96 Code For Table Lookup Routine 2**

```

CSEG at 2080H

LD      SP, #100H      ; Initialize SP to top of reg. file

look:   LDB  AL, IN_VAL  ; Load temp with Actual Value
        SHRB AL, #3     ; Divide the byte by 8
        ANDB AL, #1111110B ; Insure AL is a word address
        ; This effectively divides AL by 2
        ; so AL = IN_VAL/16
        LDBZ  AX, AL    ; Load byte AL to word AX

LD      TABLE_LOW, VAL_TABLE[AX] ; TABLE_LOW is loaded with the value
        ; in the value table at location AX

LD      TABLE_INC, INC_TABLE[AX] ; TABLE_INC is loaded with the value
        ; in the increment table at
        ; location AX

ANDB   IN_DIFB, IN_VAL, #0FH ; IN_DIFB=least significant 4 bits
        ; of IN_VAL
LDBZ   IN_DIP, IN_DIFB ; Load byte IN_DIFB to word IN_DIP

MUL    OUT_DIP, IN_DIP, TABLE_INC ; Output difference =
        ; Input_difference*Incremental_change

ADD    OUT, OUT_DIP, TABLE_LOW ; Add output difference to output
        ; generated with truncated IN_VAL
        ; as input
SHR    OUT, #4          ; Round to 12-bit answer
ADDC   OUT, zero       ; Round up if Carry = 1

no_inc: ST  OUT, RESULT ; Store OUT to RESULT
        BR  look       ; Branch to "look:"

cseg   AT 2100H

val_table:
DCW    0000H, 2000H, 3400H, 4C00H ; A random function
DCW    5D00H, 6A00H, 7200H, 7800H
DCW    7B00H, 7D00H, 7600H, 6D00H
DCW    5D00H, 4B00H, 3400H, 2200H
DCW    1000H

inc_table:
DCW    0200H, 0140H, 0180H, 0110H ; Table of incremental
DCW    00D0H, 0080H, 0060H, 0030H ; differences
DCW    00020H, 0FF90H, 0FF70H, 0FF00H
DCW    0FEE0H, 0FE90H, 0FEE0H, 0FEE0H

END

```

270061-20

Listing 3-3. ASM-96 Code for Table Lookup Routine 2 (Continued)

By making use of the second lookup table, one word of RAM was saved and 16 state times. In most cases this time savings would not make much of a difference, but when pushing the processor to the limit, microseconds can make or break a design.

### 3.1.2. PL/M-96

Intel provides high level language support for most of its micro processors and microcontrollers in the form of PL/M. Specifically, PL/M refers to a family of languages, each similar in syntax, but specialized for the device for which it generates code. The PL/M syntax is similar to PL/1, and is easy to learn. PLM-96 is the version of PL/M used for the 8096. It is very code efficient as it was written specifically for the MCS-96 family. PLM-96 most closely resembles PLM-86, although it has bit and I/O functions similar to PLM-51. One line of PL/M-code can take the place of many

lines of assembly code. This is advantageous to the programmer, since code can usually be written at a set number of lines per hour, so the less lines of code that need to be written, the faster the task can be completed.

If the first example of interpolation is considered, the PLM-96 code would be written as shown in Listing 3-4. Note that version 1.0 of PLM-96 does not support 32-bit results of 16 by 16 multiplies, so the ASM-96 procedure "DMPY" is used. Procedure DMPY, shown in Listing 3-5, must be assembled and linked with the compiled PLM-96 program using RL-96, the relocater and linker. The command line to be used is:

```

RL96 PLMEX1.OBJ, DMPY.OBJ, PLM96.LIB &
to PLMOUT.OBJ ROM (2080H-3FFFH)

```

```

/* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */
PLMEX:    DO;

DECLARE IN_VAL      WORD      PUBLIC;
DECLARE TABLE_LOW  INTEGER   PUBLIC;
DECLARE TABLE_HIGH INTEGER   PUBLIC;
DECLARE TABLE_DIF  INTEGER   PUBLIC;
DECLARE OUT         INTEGER   PUBLIC;
DECLARE RESULT      INTEGER   PUBLIC;
DECLARE OUT_DIF     LONGINT    PUBLIC;
DECLARE TEMP        WORD      PUBLIC;

DECLARE TABLE(17)  INTEGER DATA (
    0000H, 2000H, 3400H, 4C00H, /* A random function */
    5D00H, 6A00H, 7200H, 7800H,
    7B00H, 7D00H, 7600H, 6D00H,
    5D00H, 4B00H, 3400H, 2200H,
    1000H);

DMPY:    PROCEDURE (A,B) LONGINT EXTERNAL;
        DECLARE (A,B) INTEGER;
END DMPY;

LOOP:
    TEMP=SHR(IN_VAL,4); /* TEMP is the most significant 4 bits of IN_VAL */

    TABLE_LOW=TABLE(TEMP); /* If "TEMP" was replaced by "SHR(IN_VAL,4)" */
    TABLE_HIGH=TABLE(TEMP+1); /* The code would work but the 8096 would */
                                /* do two shifts */

    TABLE_DIF=TABLE_HIGH-TABLE_LOW;

    OUT_DIF=DMPY(TABLE_DIF,SIGNED(IN_VAL AND 0FH)) /16;

    OUT=SAR((TABLE_LOW+OUT_DIF),4); /* SAR performs an arithmetic right shift,
                                    in this case 4 places are shifted */

    IF CARRY=0 THEN RESULT=OUT; /* Using the hardware flags must be done */
    ELSE RESULT=OUT+1; /* with care to ensure the flag is tested */
                        /* in the desired instruction sequence */

GOTO LOOP;

/* END OF PLM-96 CODE */

END;
    
```

270061-21

Listing 3-4. PLM-96 Code For Table Lookup Routine 1

```

$TITLE('MULT.APT: 16*16 multiply procedure for PLM-96')

        SP      EQU      18H:word

rseg
        EXTRN   PLMREG  :long

cseg
        PUBLIC  DMPY      ; Multiply two integers and return a
                          ; longint result in AX, DX registers

DMPY:   POP     PLMREG+4      ; Load return address
        POP     PLMREG        ; Load one operand
        MUL    PLMREG,[SP]+  ; Load second operand and increment SP

        BR     [PLMREG+4]    ; Return to PLM code.

END
    
```

270061-22

Listing 3-5. 32-Bit Result Multiply Procedure For PLM-96

Using PLM, code requires less lines, is much faster to write, and easier to maintain, but may take slightly longer to run. For this example, the assembly code generated by the PLM-96 compiler takes 56.75 microseconds to run instead of 30.75 microseconds. If PLM-96 performed the 32-bit result multiply instead of using the ASM-96 routine the PLM code would take 41.5 microseconds to run. The actual code listings are shown in Appendix A.

## 3.2. Using the I/O Section

### 3.2.1. USING THE HSI UNIT

One of the most frequent uses of the HSI is to measure the time between events. This can be used for frequency determination in lab instruments, or speed/acceleration information when connected to pulse type encoders. The code in Listing 3-6 can be used to determine the high and low times of the signals on two lines. This code can be easily expanded to 4 lines and can also be modified to work as an interrupt routine.

Frequently it is also desired to keep track of the number of events which have occurred, as well as how often they are occurring. By using a software counter this feature can be added to the above code. This code depends on the software responding to the change in line state before the line changes again. If this cannot be guaranteed then it may be necessary to use 2 HSI lines for each incoming line. In this case one HSI line would look for falling edges while the other looks for rising edges. The code in Listing 3-7 includes both the counter feature and the edge detect feature.

The uses for this type of routine are almost endless. In instrumentation it can be used to determine frequency on input lines, or perhaps baud rate for a self adjusting serial port. Section 4.2 contains an example of making a software serial port using the HSI unit. Interfacing to some form of mechanically generated position information is a very frequent use of the HSI. The applications in this category include motor control, precise positioning (print heads, disk drives, etc.), engine control and

```

$TITLE('PULSE.APT: Measuring pulses using the HSI unit')
$INCLUDE(DEMO96.INC)

rseg    at    28H

        HIGH_TIME:    dsw    1
        LOW_TIME:     dsw    1
        PERIOD:       dsw    1
        HI_EDGE:      dsw    1
        LO_EDGE:      dsw    1

cseg    at    2080H

        LD        SP, #100H
        LDB       IOC0, #00000001B    ; Enable HSI 0
        LDB       HSI_MODE, #00001111B ; HSI 0 look for either edge

wait:   ADD       PERIOD, HIGH_TIME, LOW_TIME
        JBS      IOS1, 6, contin      ; If FIFO is full
        JBC      IOS1, 7, wait       ; Wait while no pulse is entered

contin: LDB       AL, HSI_STATUS      ; Load status; Note that reading
        ; HSI_TIME clears HSI_STATUS

        LD        BX, HSI_TIME       ; Load the HSI_TIME

        JBS      AL, 1, hsi_hi       ; Jump if HSI.0 is high

hsi_lo: ST        BX, LO_EDGE
        SUB       HIGH_TIME, LO_EDGE, HI_EDGE
        BR        wait

hsi_hi: ST        BX, HI_EDGE
        SUB       LOW_TIME, HI_EDGE, LO_EDGE
        BR        wait

        END

```

270061-23

Listing 3-6. Measuring Pulses Using The HSI Unit

transmission control. The HSI unit is used extensively in the example in section 4.3.

### 3.2.2. USING THE HSO UNIT

Although the HSO has many uses, the best example is that of a multiple PWM output. This program, shown in Listing 3-8, is simple enough to be easily understood, yet it shows how to use the HSO for a task which can be complex. In order for this program to operate, another program needs to set up the on and off time variables for each line. The program also requires that a

HSO line not change so quickly that it changes twice between consecutive reads of I/O Status Register 0, (IOS0).

A very eye catching example can be made by having the program output waveforms that vary over time. The driver routine in Listing 3-10 can be linked to the above program to provide this function. Linking is accomplished using RL96, the relocatable linker for the 8096. Information for using RL96 can be found in the "MCS-96 Utilities Users Guide", listed in the bibliography. In order for the program to link, the register dec-

```

$TITLE ('ENHSI.APT: ENHANCED HSI PULSE ROUTINE')
$INCLUDE (DEMO96.INC)
RSEG AT 28H
    TIME:          DSW 1
    LAST_RISE:     DSW 1
    LAST_FALL:     DSW 1
    HSI_S0:        DSB 1
    IOS1_BAK:      DSB 1
    PERIOD:        DSW 1
    LOW_TIME:      DSW 1
    HIGH_TIME:     DSW 1
    COUNT:         DSW 1

cseg at 2080H
init: LD SP,#100H
    LDB IOCL,#00100101B ; Disable HSO.4,HSO.5, HSI_INT=first,
                        ; Enable PWM,TXD,TIMER1_OVRFLOW_INT
    LDB HSI_MODE,#10011001B ; set hsi.1 -, hsi.0 +
    LDB IOC0,#00000111B ; Enable hsi 0,1
                        ; T2 CLOCK=T2CLK, T2RST=T2RST
                        ; Clear timer2

wait: ANDB IOS1_BAK,#01111111B ; Clear IOS1_BAK.7
      ORB IOS1_BAK,IOS1 ; Store into temp to avoid clearing
                        ; other flags which may be needed
      JBC IOS1_BAK,7,wait ; If hsi is not triggered then
                        ; jump to wait

      ANDB HSI_S0,HSI_STATUS,#01010101B
      LD TIME, HSI_TIME

      JBS HSI_S0,0,a_rise
      JBS HSI_S0,2,a_fall
      BR no_cnt

a_rise: SUB LOW_TIME, TIME, LAST_FALL
        SUB PERIOD, TIME, LAST_RISE
        LD LAST_RISE, TIME
        BR increment

a_fall: SUB HIGH_TIME, TIME, LAST_RISE
        SUB PERIOD, TIME, LAST_FALL
        LD LAST_FALL, TIME

increment:
        INC COUNT

no_cnt: BR wait

END
    
```

270061-24

Listing 3-7. Enhanced HSI Pulse Measurement Routine

```

$TITLE ('HSOPWM.APT: 8096 EXAMPLE PROGRAM FOR PWM OUTPUTS')
; This program will provide 3 PWM outputs on HSO pins 0-2
; The input parameters passed to the program are:
;
;           HSO_ON_N   HSO on time for pin N
;           HSO_OFF_N  HSO off time for pin N
;
;       Where: Times are in timer1 cycles
;             N takes values from 0 to 3
;
;::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
$INCLUDE(DEMO96.INC)
RSEG AT 28H

      HSO_ON_0:      DSW      1
      HSO_OFF_0:     DSW      1
      HSO_ON_1:      DSW      1
      HSO_OFF_1:     DSW      1
      OLD_STAT:      dsb      1
      NEW_STAT:      dsb      1

cseg  AT 2080H

      LD      SP,#100H
      LD      HSO_ON_0, #100H          ; Set initial values
      LD      HSO_OFF_0, #400H        ; Note that times must be long enough
      LD      HSO_ON_1, #280H         ; to allow the routine to run after each
      LD      HSO_OFF_1, #280H        ; line change.
      ANDB   OLD_STAT, IOS0, #0FH
      XORB   OLD_STAT, #0FH

wait:  JBS    IOS0, 6, wait            ; Loop until HSO holding register
      NOP                                     ; is empty

      ; For operation with interrupts 'store_stat:' would be the
      ; entry point of the routine.
      ; Note that a DI or PUSHF might have to be added.

store_stat:
      ANDB   NEW_STAT, IOS0, #0FH      ; Store new status of HSO
      CMPB   OLD_STAT, NEW_STAT
      JE     wait                      ; If status hasn't changed
      XORB   OLD_STAT, NEW_STAT

check_0:
      JBC    OLD_STAT, 0, check_1      ; Jump if OLD_STAT(0)=NEW_STAT(0)
      JBS    NEW_STAT, 0, set_off_0

set_on_0:
      LDB   HSO_COMMAND, #00110000B   ; Set HSO for timer1, set pin 0
      ADD   HSO_TIME, TIMER1, HSO_OFF_0 ; Time to set pin = Timer1 value
      BR    check_1                   ; + Time for pin to be low

set_off_0:
      LDB   HSO_COMMAND, #00010000B   ; Set HSO for timer1, clear pin 0
      ADD   HSO_TIME, TIMER1, HSO_ON_0 ; Time to clear pin = Timer1 value
      BR    check_1                   ; + Time for pin to be high

check_1:
      JBC    OLD_STAT, 1, check_done   ; Jump if OLD_STAT(1)=NEW_STAT(1)
      JBS    NEW_STAT, 1, set_off_1

set_on_1:
      LDB   HSO_COMMAND, #00110001B   ; Set HSO for timer1, set pin 1
      ADD   HSO_TIME, TIMER1, HSO_OFF_1 ; Time to set pin = Timer1 value
      BR    check_done

set_off_1:
      LDB   HSO_COMMAND, #00010001B   ; Set HSO for timer1, clear pin 1
      ADD   HSO_TIME, TIMER1, HSO_ON_1 ; Time to clear pin = Timer1 value
      BR    check_done                ; + Time for pin to be high

check_done:
      LDB   OLD_STAT, NEW_STAT         ; Store current status and
      BR    wait                      ; wait for interrupt flag

      BR    wait
      ; use RET if "wait" is called from another routine

      END

```

270061-25

Listing 3-8. Generating a PWM with the HSO



laration section (i.e., the section between “RSEG” and “CSEG”) in Listing 3-8 must be changed to that in Listing 3-9.

quency twice that of the first one. A slightly different driver routine could easily be the basis for a switching power supply or a variable frequency/variable voltage motor driver. The listing of the driver routine is shown in Listing 3-10.

The driver routine simply changes the duty cycle of the waveform and sets the second HSO output to a fre-

```

; NOTE: Use this file to replace the declaration section of
; the HSO PWM program from "$INCLUDE(DEMO96.INC)" through
; the line prior to the label "wait". Also change the last
; branch in the program to a "RET".

RSEG

D_STAT:      DSB      1
extrn  HSO_ON_0 :word , HSO_OFF_0 :word
extrn  HSO_ON_1 :word , HSO_OFF_1 :word
extrn  HSO_TIME :word , HSO_COMMAND :byte
extrn  TIMER1  :word , IOS0      :byte
extrn  SP      :word

public OLD_STAT
OLD_STAT:      dsb      1
NEW_STAT:      dsb      1

cseg

PUBLIC wait
    
```

270061-26

**Listing 3-9. Changes to Declarations for HSO Routine**

```

$TITLE('HSODRV.APT: Driver module for HSO PWM program')
HSODRV      MODULE MAIN, STACKSIZE(8)

PUBLIC HSO_ON_0 , HSO_OFF_0
PUBLIC HSO_ON_1 , HSO_OFF_1
PUBLIC HSO_TIME , HSO_COMMAND
PUBLIC SP , TIMER1 , IOS0

$INCLUDE(DEMO96.INC)

rseg at 28H

EXTRN  OLD_STAT      :byte

HSO_ON_0:      dsw      1
HSO_OFF_0:     dsw      1
HSO_ON_1:      dsw      1
HSO_OFF_1:     dsw      1
count:        dsb      1

cseg at 2080H

EXTRN  wait      :entry

strt:  DI
LD     SP, #100H
ANDB  OLD_STAT, IOS0, #0FH
XORB  OLD_STAT, #0FH

initial:
LD     CX, #0100H

loop:  LD     AX, #1000H
SUB   BX, AX, CX
LD     AX, CX

ST     AX, HSO_ON_0
ST     BX, HSO_OFF_0
    
```

270061-27

**Listing 3-10. Driver Module for HSO PWM Program**

```

SHR    AX,#1
SHR    BX,#1
ST     AX, HSO_ON_1
ST     BX, HSO_OFF_1

CALL   wait

INC    CX
CMP    CX, #00F00H
BNE    loop

BR     initial

END

```

270061-28


**Listing 3-10. Driver Module for HSO PWM Program (Continued)**

Since the 8096 needs to keep track of events which often repeat at set intervals it is convenient to be able to have Timer 2 act as a programmable modulo counter. There are several ways of doing this. The first is to program the HSO to reset Timer 2 when Timer 2 equals a set value. A software timer set to interrupt at Timer 2 equals zero could be used to reload the CAM. This software method takes up two locations in the CAM and does not synchronize Timer 2 to the external world.

To synchronize Timer 2 externally the T2 RST (Timer 2 ReSeT) pin can be used. In this way Timer 2 will get reset on each rising edge of T2 RST. If it is desired to have an interrupt generated and time recorded when Timer 2 gets reset, the signal for its reset can be taken from HSI.0 instead of T2RST. The HSI.0 pin has its own interrupt vector which functions independently of the HSI unit.

Another option available is to use the HSI.1 pin to clock Timer 2. By using this approach it is possible to use the HSI to measure the period of events on the input to Timer 2. If both of the HSI pins are used instead of the T2RST and T2CLK pins the HSI0 unit can keep track of speed and position of the rotating device with very little software overhead. This type of setup is ideal for a system like the one shown in Figure 3-1, and similar to the one used in section 4.3.

In this system a sequence of events is required based on the position of the gear which represents any piece of rotating machinery. Timer 2 holds the count of the number of tooth edges passed since the index mark. By using HSI.1 as the input to Timer 2, instead of T2 CLK, it is possible to determine tooth count and time information through the HSI. From this information instantaneous velocity and acceleration can be calculated. Having the tooth edge count in Timer 2 means



**Figure 3-1. Using the HSIO to Monitor Rotating Machinery**



that the HSO unit can be used to initiate the desired tasks at the appropriate tooth count. The interrupt routine initiated by HSL0 can be used to perform any software task required every revolution. In this system, the overhead which would normally require extensive software has been done with the hardware on the 8096, thus making more software time available for control programs.

### 3.2.3. USING THE SERIAL PORT IN MODE 1

Mode 1 of the serial port supports the basic asynchronous 8-bit protocol and is used to interface to most CRTs and printers. The example in Listing 3-11 shows a simple routine which receives a character and then

transmits the same character. The code is set up so that minor modifications could make it run on an interrupt basis. Note that it is necessary to set up some flags as initial conditions to get the routine to run properly. If it was desired to send 7 bits of data plus parity instead of 8 bits of data the PEN bit would be set to a one. Inter-processor communication, as described in section 2.3.4, can be set up by simply adding code to change RB8 and the port mode to the listing below. The hardware shown in Figure 3-2 can be used to convert the logic level output of the 8096 to  $\pm 12$  or 15 volt levels to connect to a CRT. This circuit has been found to work with most RS-232 devices, although it does not conform to strict RS-232 specifications. If true RS-232 conformance is required then any standard RS-232 driver can be used.

```

    $TITLE('SP.APT: SERIAL PORT DEMO PROGRAM')
    $INCLUDE(DEMO96.INC)

    rseg    at 28H
            CHR:    dsb    1
            SPTEMP: dsb    1
            TEMP0:  dsb    1
            TEMP1:  dsb    1
            RCV_FLAG: dsb    1

    cseg    at 200CH
            DCW    ser_port_int

    cseg    at 2080H
            LD     SP, #100H
            LDB   IOC1, #00100000B           ; Set P2.0 to TXD
            ; Baud rate = input frequency / (64*baud_val)
            ; baud_val = (input frequency/64) / baud rate

    baud_val    equ    39           ; 39 = (12,000,000/64)/4800 baud
    BAUD_HIGH   equ    ((baud_val-1)/256) OR 80H       ; Set MSB to 1
    BAUD_LOW    equ    (baud_val-1) MOD 256

            LDB   BAUD_REG, #BAUD_LOW
            LDB   BAUD_REG, #BAUD_HIGH

            LDB   SPCON, #01001001B       ; Enable receiver, Mode 1
            ; The serial port is now initialized

            STB   SBUF, CHR               ; Clear serial Port
            LDB   TEMP0, #00100000B      ; Set TI-temp

            LDB   INT_MASK, #01000000B   ; Enable Serial Port Interrupt
            EI

    loop:    BR    loop                 ; Wait for serial port interrupt

    ser_port_int:
        PUSHF
    rd_again:
        LDB   SPTEMP, SPSTAT             ; This section of code can be replaced
        ORB   TEMP0, SP_STAT             ; with "ORB TEMP0, SP_STAT" when the
        ANDB  SPTEMP, #01100000B        ; serial port TI and RI bugs are fixed
        JNE   rd_again                   ; Repeat until TI and RI are properly cleared
    
```

270061-30

Listing 3-11. Using the Serial Port in Mode 1

```

get_byte:
    JBC     TEMPO, 6, put_byte      ; If RI-temp is not set
    STB     SBUF, CHR              ; Store byte
    ANDB   TEMPO, #10111111B      ; CLR RI-temp
    LDB     RCV_FLAG, #0FFH       ; Set bit-received flag

put_byte:
    JBC     RCV_FLAG, 0, continue  ; If receive flag is cleared
    JBC     TEMPO, 5, continue    ; If TI was not set
    LDB     SBUF, CHR             ; Send byte
    ANDB   TEMPO, #11011111B     ; CLR TI-temp


    ANDB   CHR, #01111111B       ; This section of code appends
    CHPB   CHR, #0DH             ; an LF after a CR is sent
    JNE    clr_rcv
    LDB     CHR, #0AH
    BR     continue

clr_rcv:
    CLRB   RCV_FLAG              ; Clear bit-received flag

continue:
    POPF
    RET
    END
    
```

270061-31

Listing 3-11. Using the Serial Port in Mode 1 (Continued)



270061-32

Figure 3-2. Serial Port Level Conversion

### 3.2.4. USING THE A TO D

The code in Listing 3-12 makes use of the software flags to implement a non-interrupt driven routine which scans A to D channels 0 through 3 and stores them as words in RAM. An interrupt driven routine is shown in section 4.1. When using the A to D it is important to always read the value using the byte read commands, and to give the converter 8 state times to start converting before reading the status bit.

Since there is no sample and hold on the A to D converter it may be desirable to use an RC filter on each input. A 100Ω resistor in series with a 0.22 uF capacitor to ground has been used successfully in the lab. This circuit gives a time constant of around 22 microseconds which should be long enough to get rid of most noise, without overly slowing the A to D response time.

## 4.0 ADVANCED SOFTWARE EXAMPLES

Using the 8096 for applications which consist only of the brief examples in the previous section does not

really make use of its full capabilities. The following examples use some of the code blocks from the previous section to show how several I/O features can be used together to accomplish a practical task. Three examples will be shown. The first is simply a combination of several of the section 3 examples run under an interrupt system. Next, a software serial port using the HSIO unit is described. The concluding example is one of interfacing the HSI unit to an optical encoder to control a motor.

### 4.1. Simultaneous I/O Routines under Interrupt Control

A four channel analog to PWM converter can easily be made using the 8096. In the example in Listing 4 analog channels are read and 3 PWM waveforms are generated on the HSO lines and one on the PWM pin. Each analog channel is used to set the duty cycle of its associated output pin. The interrupt system keeps the whole program humming, providing time for a background task which is simply a 32 bit software counter. To show which routines are executing and in which

```

$TITLE('ATOD.APT: SCANNING THE A TO D CHANNELS')
$INCLUDE(DEMO96.INC)
RSEG    at    28H
        BL     EQU     BX:BYTE
        DL     EQU     DX:BYTE

RESULT_TABLE:
RESULT_1:    dsw     1
RESULT_2:    dsw     1
RESULT_3:    dsw     1
RESULT_4:    dsw     1

cseg    at    2080H

start:  LD     SP, #100H      ; Set Stack Pointer
        CLR   BX

next:   ADDB  AD_COMMAND,BL, #1000B      ; Start conversion on channel
        ; indicated by BL register

        NOP   ; Wait for conversion to start
        NOP
check:  JBS   AD_RESULT_LO, 3, check    ; Wait while A to D is busy
        LDB  AL, AD_RESULT_LO          ; Load low order result
        LDB  AH, AD_RESULT_HI          ; Load high order result

        ADDB DL, BL, BL                ; DL=BL*2
        LDBZE DX, DL
        ST   AX, RESULT_TABLE[DX]     ; Store result indexed by BL*2

        INCB BL                        ; Increment BL modulo 4
        ANDB BL, #03H

        BR   next

        END

```

270061-33

Listing 3-12. Scanning the A to D Channels












Figure 4-1. 10-bit Asynchronous Frame

antee that the leading edge of the START bit will cause a transition on the line; it also provides for a dead time on the line so that the receiver can maintain its synchronization.

The remainder of this section will show how a full-duplex asynchronous port can be built from the HSO unit. There are four sections to this code:

1. Interface routines. These routines provide a procedural interface between the interrupt driven core of the software serial port and the remainder of the application software.
2. Initialization routine. This routine is called during the initialization of the overall system and sets up the various variables used by the software port.

3. Transmit ISR. This routine runs as an ISR (interrupt service routine) in response to an HSO interrupt interrupt. Its function is to serialize the data passed to it by the interface routines.

4. Receive ISRs. There are two ISRs involved in the receive process. One of them runs in response to an HSI interrupt and is used to synchronize the receive process at the leading edge of the start bit. The second receive ISR runs in response to an HSO generated software timer interrupt, this routine is scheduled to run at the center of each bit and is used to deserialize the incoming data.

The routines share the set of variables that are shown in Listing 4-2. These variables should be accessed only by the routines which make up the software serial port.

```

;
;   VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT
;   =====
;
;   rseg
;
rcve_state:   dsb 1
rxrdy        equ 1           ; indicates receive done
rxoverrun    equ 2           ; indicates receive overflow
rip          equ 4           ; receive in progress flag
rcve_buf:    dsb 1           ; used to double buffer receive data
rcve_reg:    dsb 1           ; used to deserialize receive
sample_time: dsw 1           ; records last receive sample time

serial_out:  dsw 1           ; Holds the output character+framing (start and
; stop bits) for transmit process.
baud_count:  dsw 1           ; Holds the period of one bit in units
; of T1 ticks.
txd_time:    dsw 1           ; Transition time of last Txd bit that was
; sent to the CAM
char:        dsb 1           ; for test only
;
;   COMMANDS ISSUED TO THE HSO UNIT
;   =====
;
mark_command equ 0110101b    ; timer1,set,interrupt on 5
space_command equ 0010101b   ; timer1,clr,interrupt on 5
sample_command equ 0011000b   ; software timer 0

$ject

```

Listing 4-2. Software Serial Port Declarations

The table also shows the declarations for the commands issued to the HSO unit. In this example HSI.2 is used for receive data and HSO.5 is used for transmit data, although other HSI and HSO lines could have been used.

The interface routines are shown in Listing 4-3. Data is passed to the port by pushing the eight-bit character into the stack and calling `char_out`, which waits for any in-process transmission to complete and stores the character into the variable `serial_out`. As the data is

stored the START and STOP bits are added to the data bits. The routine `char_in` is called when the application software requires a character from the port. The data is returned in the `ax` register in conformance to PLM 96 calling conventions. The routine `csts` can be called to determine if a character is available at the port before calling `char_in`. (If no character is available `char_in` will wait indefinitely).

The initialization routine is shown in Listing 4-4. This routine is called with the required baud rate in the

```

;
char_out:
; Output character to the software serial port
;
    pop     cx           ; the return address
    pop     bx           ; the character for output
    ldb     (bx+1),#01h  ; add the start and stop bits
    add     bx,bx        ; to the char and leave as 16 bit
wait_for_xmit:
    cmp     serial_out,0 ; wait for serial_out=0 (it will be cleared by
    bne     wait_for_xmit ; the hso interrupt process)
    st     bx,serial_out ; put the formatted character in serial_out
    br     [cx]         ; return to caller
;
csts:
; Returns "true" (ax<>0) if char_in has a character.
;
    clr     ax
    bbc     rcve_state,0,csts_exit
    inc     ax
csts_exit:
    ret
;
char_in:
; Get a character from the software serial port
;
    bbc     rcve_state,0,char_in ; wait for character ready
    pushf
    andb   rcve_state,#not(rxrdy) ; set up a critical region
    ldbze  al,rcve_buf
    popf
    ret

```

270061-40

Listing 4-3. Software Serial Port Interface Routines

```

;
setup_serial_port:
; Called on system reset to initiate the software serial port.
;
    pop     cx           ; the return address
    pop     bx           ; the baud rate (in decimal)
    ld     dx,#0007h    ; dx:ax:=500,000 (assumes 12 Mhz crystal)
    ld     ax,#0A120h
    divu   ax,bx        ; calculate the baud count (500,000/baudrate)
    st     ax,baud_count
    st     0,serial_out ; clear serial out
    ldb   ioc1,#01100000b ; Enable HSO.5 and Txd
    bbs   ios0,6,$      ; Wait for room in the HSO CAM
    ; and issue a MARK command.
    add   txd_time,timer1,20
    ldb   hso_command,#mark_command
    ld   hso_time,txd_time
    clrb rcve_buf      ; clear out the receive variables
    clrb rcve_reg
    clrb rcve_state
    call init_receive  ; setup to detect a start bit
    br   [cx]         ; return

```

270061-41

Listing 4-4. Software Serial Port Initialization Routine

stack; it calculates the bit time from the baud rate and stores it in the variable *baud\_count* in units of TIMER1 ticks. An HSO command is issued which will initiate the transmit process and then the remainder of the variables owned by the port are initialized. The routine *init\_receive* is called to setup the HSI unit to look for the leading edge of the START bit.

The transmit process is shown in Listing 4-5. The HSO unit is used to generate an output command to the transmit pin once per bit time. If the *serial\_out* register is zero a MARK (idle condition) is output. If the *serial\_out* register contains data then the least sig-

nificant bit is output and the register shifted right one place. The framing information (START and STOP bits) are appended to the actual data by the interface routines. Note that this routine will be executed once per bit time whether or not data is being transmitted. It would be possible to use this routine for additional low resolution timing functions with minimal overhead.

The receive process consists of an initialization routine and two interrupt service routines, *hsi\_isr* and *software\_timer\_isr*. The listings of these routines are shown in Listings 4-6a, 4-6b, and 4-6c respectively. The

```

;
; hso_isr:
; Fields the hso interrupts and performs the serialization of the data.
; Note: this routine would be incorporated into the hso service strategy for an
; actual system.
;
        cseg      at 2006h
        dcw      hso_isr          ; Set up vector

        cseg
        pushf
        add     txd_time,baud_count
        cmp     serial_out,0      ; if character is done send a mark
        be     send_mark
        shr     serial_out,#1     ; else send bit 0 of serial_out and shift
        bc     send_mark         ; serial_out left one place.
send_space:
        ldb     hso_command,#space_command
        ld     hso_time,txd_time
        br     hso_isr_exit
send_mark:
        ldb     hso_command,#mark_command
        ld     hso_time,txd_time

hso_isr_exit:
        popf
        ret
$reject
    
```

270061-42

**Listing 4-5. Software Serial Port Transmit Process**
**Listing 4-6. Receive Process**

```

;
; init_receive:
; Called to prepare the serial input process to find the leading edge of
; a start bit.
;
        ldb     ioc0,#00000000b    ; disconnect change detector
        ldb     hsi_mode,#00100000b ; negative edges on HSI.2
flush_fifo:
        orb     iosl_save,iosl
        bbc     iosl_save,7,flush_fifo_done
        ldb     al,hsi_status
        ld     ax,hsi_time         ; trash the fifo entry
        andb    iosl_save,#not(80h) ; clear bit 7.
        br     flush_fifo
flush_fifo_done:
        ldb     ioc0,#00010000b    ; connect HSI.2 to detector
        ret
    
```

270061-43

**Listing 4-6a. Software Serial Port Receive Initialization**

```

;
; hsi_isr:
; Fields interrupts from the HSI unit, used to detect the leading edge
; of the START bit
; Note: this routine would be incorporated into the HSI strategy of an actual
; system.
;
;       cseg at 2004h
;       dcw     hsi_isr           ; setup the interrupt vector
;
;       cseg
;       pushf
;       push   ax
;       ldb   a1,hsi_status
;       ld   sample_time,hsi_time
;       bbc  a1,4,exit_hsi
;       bbs  ios0,7,$             ; wait for room in HSO holding reg
;       ld   ax,baud_count       ; send out sample command in 1/2
;       shr  ax,#1                ; bit time
;       add  sample_time,ax
;       ldb  hso_command,#sample_command
;       st   sample_time,hso_time
;       ldb  ioc0,#00000000b     ; disconnect hsi.2 from change detector
;
; exit_hsi:
;       pop   ax
;       popf
;       ret

```

270061-44

Listing 4-6b. Software Serial Port Start Bit Detect

```

;
; software_timer_isr:
; Fields the software timer interrupt, used to deserialize the incoming data.
; Note: this routine would be incorporated into the software timer strategy
; in an actual system.
;
;       cseg at 200ah
;       dcw     software_timer_isr ; setup vector
;
;       cseg
;       pushf
;       orb    ios1_save,ios1
;       andb   ios1_save,#not(01h) ; clear bit 0
;       andb   0,rcve_state,#0fch ; All bits except rxrdy and overrun=0
;       bne    process_data
;
; process_start_bit:
;       bbc    hsi_status,5,start_ok
;       call   init_receive
;       br     software_timer_exit
;
; start_ok:
;       orb    rcve_state,#rip ; set receive in progress flag
;       br     schedule_sample
;
; process_data:
;       bbs    rcve_state,7,check_stopbit
;       shrb   rcve_reg,#1
;       bbc    hsi_status,5,datazero
;       orb    rcve_reg,#80h ; set the new data bit
;
; datazero:
;       addb   rcve_state,#10h ; increment bit count
;       br     schedule_sample
;
; check_stopbit:
;       bbc    hsi_status,5,$ ; DEBUG ONLY
;       ldb   rcve_buf,rcve_reg
;       orb   rcve_state,#rxrdy
;       andb  rcve_state,#03h ; Clear all but ready and overrun bits
;       call  init_receive
;       br   software_timer_exit
;
; schedule_sample:
;       bbs   ios0,7,$ ; wait for holding reg empty
;       ldb   hso_command,#sample_command
;       add  sample_time,baud_count
;       st   sample_time,hso_time
;
; software_timer_exit:
;       popf
;       ret

```

270061-45

Listing 4-6c. Software Serial Port Data Reception

start is detected by the *hsi\_isr* which schedules a software timer interrupt in one-half of a bit time. This first sample is used to verify that the START bit has not ended prematurely (a protection against a noisy line). The software timer service routine uses the variable *rcve\_state* to determine whether it should check for a valid START bit, deserialize data, or check for a valid STOP bit. When a complete character has been received it is moved to the receive buffer and *init\_receive* is called to set up the receive process for the next character. This routine is also called when an error (e.g., invalid START bit) is detected.

Appendix C contains the complete listing of the routines and the simple loop which was used to initialize them and verify their operation. The test was run for several hours at 9600 baud with no apparent malfunction of the port.

### 4.3. Interfacing an Optical Encoder to the HSI Unit

Optical encoders are among one of the more popular devices used to determine position of rotating equipment. These devices output two pulse trains with edges that occur from 2 to 4000 times a revolution.

Frequently there is a third line which generates one pulse per revolution for indexing purposes. Figure 4-2 shows a six line encoder and typical waveforms. As can be seen, the two waveforms provide the ability to determine both position and direction. Since a microcontroller can perform real time calculations it is possible to determine velocity and acceleration from the position and time information.

Interfacing to the encoder can be an interesting problem, as it requires connecting mechanically generated electrical signals to the HSI unit. The problems arise because it is difficult to obtain the exact nature of the signals under all conditions.

The equipment used in the lab was a Pittman 9400 series gearmotor with a 600 line optical encoder from Vernitech. The encoder has to be carefully attached to the shaft to minimize any runout or endplay. Fortunately, Pitmann has started marketing their motors with ball bearings and optical encoders already installed. It is recommended that the encoder be mounted to the motor using the exact specifications of the encoder manufacturer and/or a good machine shop.




Figure 4-2. Optical Encoder and Waveforms



Digital filtering external to the 8096 is used on the encoder signals. The idealized signals coming from the encoder and after the digital filter are shown in Figure 4-3. The circuitry connecting the encoder to the 8096 requires only two chips. A one-shot constructed of XOR gates generates pulses on each edge of each signal. The pulses generated by Phase A are used to clock the signal from Phase B and vice versa. The hardware is shown in Figure 4-4. CMOS parts are used to reduce loading on the encoder so that buffers are not needed. Note that T2CLK is clocked on both edges of both filtered phases.

By using this method repetitive edges on a single phase without an edge on the other phase will not be passed on to the 8096. Repetitive edges on a phase can occur when the motor is stopped and vibrates or when it is changing direction. The digital filtering technique causes a little more delay in the signal at slow speeds than an analog filter would, but the simplicity trade off is worthwhile. The net effect of digital filtering is losing the ability to determine the first edge after a direction change. This does not affect the count since the first edge in both directions is lost.

If it is desired to determine when each edge occurs before filtering, the encoder outputs can be attached directly to the 8096. As these would be input signals, Port 0 is the most likely choice for connection. It would not be required to connect these lines to the HSI unit, as the information on them would only be needed when the motor is going very slowly.

The motor is driven using the PWM output pin for power control and a port pin for direction control. The 8096 drives a 7438 which drives 2 opto-isolators. These in turn drive two VFETs. A MOV (Metal Oxide Varistor, a type of transient absorber) is used to protect the VFETs, and a capacitor filters the PWM to get the best motor performance. Figure 4-5 shows the driver circuitry. To avoid noise getting into the 8096 system, the  $\pm 15$  volt power supply is isolated from the 8096 logic power supply.

This is the extent of the external circuitry required for this example. All of the counting and direction detection are done by the 8096. There are two sections to the example: driving the motor and interfacing to the encoder. The motor driver uses proportional control with




Figure 4-3. Filtered Encoder Waveforms

some modifications and a braking algorithm. Since the main point of this example is I/O interfacing, the motor driver will be briefly described at the end of this section.

In order to interface to the encoder it is necessary to know the types of waveforms that can be expected. The motor was accelerated and decelerated many times using different maximum voltages. It was found that the




Figure 4-4. Schematic of Optical Encoder to 8096 Interface




Figure 4-5. Motor Driver Circuitry



motor would decelerate smoothly until the time between encoder edges was around 100 microseconds. At this point the motor would either continue to decelerate slowly, or would suddenly stop and reverse. The latter case is the one that was most problematic.

After a brief overview, each section of the program will be described separately, with the complete listing included in the Appendix D. In order to make debugging easier, as well as to provide insight into how the program is working, I/O port 1 is used to indicate the program status. This information consists of which routine the program is in and under which mode it is operating. The main program sections are: Main loop, HSI interrupt, Timer 2 check, and Motor drive. There are also minor sections such as initialization, timer overflow handling, and software timer handling. Tying everything together is some overhead and glue. Where the glue is not obvious it will be discussed, otherwise it can be derived from the listings.

The program is a main loop which does nothing except serve as a place for the program to go when none of the interrupt routines are being run. All of the processing is done on an interrupt basis.

There are three basic software modes which are invoked depending on the speed of the motor. The modes referred to as 0, 1 and 2, in order from slowest to fastest operation. When the program is running the operating

mode is indicated by the lower 2 bits of Port 1, with the following coding:

P1.0	P1.1	Mode	Description
0	0	0	HSI looks at every edge
1	0	1	HSI looks at Phase A edges only
0	1	2	Timer 2 used instead of HSI
1	1	2	(alternate form of above)

The example is easiest to see if mode 2 is described first, followed by mode 1 then mode 0. In mode 2 Timer 2 is used to count edges on the incoming signal. A software timer routine, which is actually run using HSO.0, uses the Timer 2 value to update a LONG (32-bit) software counter labeled *POSITION*. The HSO routine runs every 260 microseconds. The HSO.0 interrupt is used instead of an actual software timer because of the ability to easily unmask it while other software timer routines are running.

In the code in Listing 4-7, the mode is first determined. For the first pass ignore the code starting with the label *in\_mode\_1*. Starting with *in\_mode\_2* the counter is incremented or decremented based on bit zero of *DIRECT*. If *DIRECT.0* = 0 the motor is going backward, if it is a 1 the motor is going forward. Next the count difference is checked to see if it is slow enough to go into mode 1. If not the routine returns to the code it was running when the interrupt occurred.

```

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!          SOFTWARE TIMER ROUTINE 0          !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!          NOW USING HSO.0 TO TRIGGER          !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

        CSEG AT 2280H

hso_exec_int:          ; Check mode - Update position in mode 2

        PUSHF
        ldb          HSO_COMMAND,#30H
        add          HSO_TIME,TIMER1,HSO0_dly

        orb          port1,#00100000B          ; set P1.5
        ld           Timer_2,TIMER2
        jbs          Port1,1,in_mode2

in_mode1:
        sub          tmp1,Timer_2,old_t2          ; Check count difference in tmp1
        cmp          tmp1,#2
        jh           end_swt0

set_mode0:
        jbc          Port1,0,end_swt0          ; if already in mode 0
        andb         Port1,#11111100B          ; Clear P1.0, P1.1 (set mode 0)
        ldb          IOC0,#01010101B          ; enable all HSI
        ldb          last_stat,zero
        br           end_swt0
    
```

270061-50

Listing 4-7. Motor Control HSO.0 Timer Routine



```

in_mode2:
    sub    delta_p,timer_2,tmr2_old      ; get timer2 count difference
    ld     tmr2_0ld,timer_2
    jbc   direct,0,in_rev

in_fwd:  add    position,delta_p
    addc  position+2,zero
    br   chk_mode

in_rev:  sub    position,delta_p
    subc  position+2,zero

chk_mode:
    sub    tmp1,Timer_2,old_t2          ; Check count difference in tmp1
    cmp    tmp1,#5                      ; set mode1 if count is too low
    jgt    end_swt0                     ; count <= 5

set_mode1:
    andb  port1,#11111101B             ; Clear Pl.1, set Pl.0 (set mode 1)
    orb   port1,#00000001B
    ldb   ioc0,#00000101B             ; enable HSI 0 and 1
    ld    zero, HSI_TIME
    sub   last1_time,Timer1,min_hsil
    ; set up so (time-last2_time)>min_hsil on next HSI

clr_hsi:
    ld    ZERO, HSI_TIME
    andb  ios1_bak,#01111111B          ; clear bit 7
    orb   ios1_bak,ios1
    jbs   ios1_bak,7,clr_hsi           ; If hsi is triggered then clear hsi

end_swt0:
    ld    old_t2,TIMER_2
    andb  port1,#11011111B             ; clear Pl.5
    POPF
    ret

```

270061-51

Listing 4-7. Motor Control HSO.0 Timer Routine (Continued)

If the pulse rate is slow enough to go to mode 1, the transition is made by enabling HSI.0 and HSI.1. Both of these lines are connected to the same encoder line, with HSI.0 looking for rising edges and HSI.1 looking for falling edges. The *HSI\_TIME* register is read to speed up clearing the HSI FIFO and the *LAST1\_TIME* value is set up so the mode 1 routine does not immediately put the program into another mode. The HSI FIFO is then cleared, the Timer 2 value used throughout this routine is saved, and the routine returns.

This routine still runs in modes 0 and 1, but in an abbreviated form. The section of code starting with the label *in\_mode1* checks to see if the pulses are coming in so slowly that both HSI lines can be checked. If this is the case then all of the HSIs are enabled and the program returns. This routine is the secondary method for going from mode 1 to mode 0, the primary method is by checking the time between edges during the HSI routine, which will be described later.

The HSO routine will enable mode 0 from mode 1 if two edges are not received every 260 microseconds. The primary method, (under the HSI routine), can only

enable mode 0 after an edge is received. This could cause a problem if the last 2 edges on Phase A before the encoder stops were too close to enable mode 0. If this happened, mode 0 would not be enabled until after the encoder started again, resulting in missed edges on Phase B. Using the HSO routine to switch from mode 1 to mode 0 eliminates this problem.

Figure 4-6 shows a state diagram of how the mode switching is done. As can be seen, there are two sources for most of the mode decisions. This helps avoid problems such as the one mentioned above.

When either Mode 1 or Mode 0 is enabled the HSI interrupt routine performs the counting of edges, while the HSO routine only ensures that the correct mode is running. The routines for modes 0 and 1 share the same initialization and completion sections, with the main body of code being different.

The initialization routine is similar to many HSI routines. The flags are checked to ensure that the HSI FIFO data is valid, and then the FIFO is read. Next, the main body of code (for either mode 0 or mode 1) is



run. At the end time and count values are saved and the holding register is checked for another event. Listing 4-8 contains the initialization and completion sections of the HSI routine.

Listing 4-9 is the main body of the Mode 1 routine. Before any calculations are done in Mode 1, the incoming pulse period is measured to see if it is too fast or too slow for mode 1. The time period between two edges is used so that the duty cycle of the waveform will not affect mode switching. If it is determined that Mode 2 should be set, Port 1.1 is set, all of the HSI lines are disabled, and the HSI fifo is cleared. If Mode 0 is to be set all of the HSI lines are enabled and the variable *LAST\_STAT* is cleared. *LAST\_STAT = 0* is used as a flag to indicate the first HSI interrupt in Mode 0 after Mode 1. After the mode checking and setting are complete the incremental value in Timer 2 is used to update

*POSITION*. The program then returns to the completion section of the routine.

There is a lot more code used in Mode 0 than in Mode 1, most of which is due to the multiple jump statements that determine the current and previous state of the HSI pins. In order to save execution time several blocks of code are repeated as can be seen in Listing 4-10. The first determination is that of which edge had occurred. If a Phase A edge was detected the *LAST1\_TIME* and *LAST2\_TIME* variables are updated so a reference to the pulse frequency will be available. These are the same variables used under Mode 1. A test is also made to see if the edges are coming fast enough to warrant being in Mode 1, if they are, the switch is made. If the last edge detected was on Phase B, the information is used only to determine direction.

```

In_mode_1:                ; mode 1 HSI routine
        andb    tmp1,hsi_s0,#01010000B
        jne     no_cnt
    cmp_time:
        ld      last2_time,last1_time
        ld      last1_time,time
        cmpl:   sub     tmp1,time,last2_time
        cmp     tmp1,min_hsi1
        jh      check_max_time

    set_mode_2:
        orb     Port1,#00000010B      ; Set P1.1 (in mode 2)
        ldb     IOC0,#00000000B      ; Disable all HSI
    mt_hsi:  ld      zero,hsi_time     ; empty the hsi fifo
        andb    los1_bak,#01111111B ; clear bit 7
        orb     los1_bak,los1
        jbs     los1_bak,7,mt_hsi     ; If hsi is triggered then clear hsi
        br      done_chk

    check_max_time:
        sub     tmp1,time,last2_time
        cmp     tmp1,max_hsi1        ; max_hsi = addition to min_hsi for
        jnh     done_chk             ; total time

    set_mode_0:
        andb    Port1,#11111100B      ; clear P1.0,1 set mode 0)
        ldb     IOC0,#01010101B      ; Enable all HSI
        ldb     last_stat,zero

    done_chk:
        sub     delta_p,timer_2,tmr2_old ; get timer2 count difference
        jbc     direct,0,add_rev

    add_fwd:
        add     position,delta_p
        addc    position+2,zero
        br      load_last

    add_rev:
        sub     position,delta_p
        subc    position+2,zero
        br      load_last

    $eject
    
```

270061-54

Listing 4-9. Motor Control Mode 1 Routines

```

In_mode_0:
  jbs     hsi_s0,0,a_rise
  jbs     hsi_s0,2,a_fall
  jbs     hsi_s0,4,b_rise
  jbs     hsi_s0,6,b_fall
  br     no_cnt

a_rise: ld     last2_time,last1_time
        ld     last1_time,time
        sub    time,last2_time
        cmp    time,min_hsi
        jh     tst_statr
;set model-
  orb     Port1,#00000001B      ; Set P1.0 (in mode 1)
  ldb     IOCO,#00000101B     ; Enable HSI 0 and 1
tst_statr:
  jbs     last_stat,6,going_fwd
  jbs     last_stat,4,going_rev
  jbs     last_stat,2,change_dir
  cmpb    last_stat,zero
  je      first_time          ; first time in mode0
  br     inp_err

a_fall: ld     last2_time,last1_time
        ld     last1_time,time
        sub    time,last2_time
        cmp    time,min_hsi
        jh     tst_statf
;set model-
  orb     Port1,#00000001B      ; Set P1.0 (in mode 1)
  ldb     IOCO,#00000101B     ; Enable HSI 0 and 1
tst_statf:
  jbs     last_stat,4,going_fwd
  jbs     last_stat,6,going_rev
  jbs     last_stat,0,change_dir
  cmpb    last_stat,zero
  je      first_time          ; first time in mode0
  br     inp_err

b_rise: jbs     last_stat,0,going_fwd
        jbs     last_stat,2,going_rev
        jbs     last_stat,6,change_dir
        cmpb    last_stat,zero
        je      first_time          ; first time in mode0
        br     inp_err

b_fall: jbs     last_stat,2,going_fwd
        jbs     last_stat,0,going_rev
        jbs     last_stat,4,change_dir
        cmpb    last_stat,zero
        je      first_time          ; first time in mode0
        br     inp_err

first_time:
  stb     hsi_s0,last_stat
  br     done_chk      ; add delta position
inp_err:
  br     no_int

change_dir:
  notb    direct
no_inc: jbc    direct,0,going_rev

going_fwd:
  orb     PORT2,#01000000B      ; set P2.6
  ldb     direct,#01           ; direction = forward
  add     position,#01
  addc    position+2,zero
  br     st_stat

going_rev:
  andb    PORT2,#10111111B     ; clear P2.6
  ldb     direct,#00           ; direction = reverse
  sub     position,#01
  subc    position+2,zero

st_stat:
  stb     hsi_s0,last_stat

```

270061-55

Listing 4-10. Motor Control Mode 0 Routines



```

chk_dir:
    cmp     pos_err+2,zero
    jge     go_forward

go_backward:
    neg     pos_err          ; Pos_err = ABS VAL (pos_err)
    ldb     pwm_dir,#00h
    cmp     pos_err+2,#0ffffH
    jne     ld_max
    br      chk_brk

go_forward:
    ldb     pwm_dir,#01H
    cmp     pos_err+2,zero
    je      chk_brk

ld_max:  ldb     pwm_pwr,max_pwr
        br      chk_sanity

chk_brk:
        ; Position_Error now = ABS(pos_err)
    cmp     pos_err,pos_pnt
    jnh     hold_position ; position_error<position_control_point
    cmp     pos_err,brk_pnt
    jh      ld_max        ; position_error>brake_point

braking:
    cmp     pos_delta,zero
    jge     chk_delta
    neg     pos_delta

chk_delta:
    cmp     pos_delta,vel_pnt ; velocity = pos_delta/sample_time
    jnh     hold_position    ; jmp if ABS(velocity) < vel_pnt

brake:   ldb     pwm_pwr,max_brk
        ldb     tmp,direct ; If braking apply power in opposite
        notb   tmp        ; direction of current motion
        ldb     pwm_dir,tmp
        br      ld_pwr

Hold_position:
        ; position hold mode
    cmp     pos_err,#02
    jh     calc_out        ; if position error < 2 then turn off power
    clr    tmp+2
    clr    boost
    BR     output

calc_out:
    mulub  tmp,max_hold,#255
    mulu   tmp,pos_err    ; Tmp = pos_err * max_hold
    cmp    pos_delta,zero
    jne    no_bst
    add    boost,#04      ; Boost is integral control
    add    tmp+2,boost    ; TMP+2 = MSB(pos_err*max_hold)
    br     ck_max
no_bst:  clr    boost
ck_max:  cmp    tmp+2,max_hold
        jnh    output
maxed:   ld     tmp+2,max_hold
output:  ldb     pwm_pwr,tmp+2

chk_sanity:
    br     ld_pwr

ld_pwr:  ldb     rpwr,pwm_pwr
        notb   rpwr
        jbs    pwm_dir,0,p2fwd

p2bkwd: DI
        andb   port2,#01111111B ; clear P2.7
        ldb    pwm_control,rpwr
        EI
        br     pwrset

p2fwd:  DI
        orb    port2,#10000000B ; set P2.7
        ldb    pwm_control,rpwr
        EI

```

270061-57

Listing 4-11b: Motor Control Power Algorithm




Figure 4-7. Motor Control Modes

error does not get smaller. Once the error does get smaller, usually because the motor starts moving, BOOST is cleared.

A sanity check can be performed at this point to double check that the 8096 has proper control of the motor. In the example the worst that can happen is the proto-

```

pwrset:  cmp     time_err+2,zero  ; do pos_table when err is negative
        jgt     end_p
        ;;
        br     end_p

        cmp     nxt_pos,#(32+pos_table)
        jlt     get_vals      ; jump if lower
        ld     nxt_pos,#pos_table
        clr     time+2
get_vals:
        ld     des_pos,[nxt_pos]+
        ld     des_pos+2,[nxt_pos]+
        ld     des_time+2,[nxt_pos]+
        ld     max_pwr,[nxt_pos]+
        ld     max_brk,max_pwr
        add     des_pos,offset
        addc    des_pos+2,zero
        sub     last_pos_err,des_pos,position

end_p:   andb    port1,#01111111B      ; clear P1.7

        popf
        ret

pos_table:
        dcl    00000000H      ; position 0
        dcw    0020H, 0080H   ; next time, power
        dcl    0000c000H     ; position 1
        dcw    0040H, 0040H   ; next time, power
        dcl    00000000H     ; position 2
        dcw    0060H, 00c0H   ; next time, power
        dcl    0FFFF8000H    ; position 3
        dcw    0080H, 0080H   ; next time, power

        dcl    00000800H     ; position 4
        dcw    0058H, 0080H   ; next time, power
        dcl    00003000H     ; position 5
        dcw    0070H, 00ffH   ; next time, power
        dcl    00000000H     ; position 6
        dcw    0090H, 00f0H   ; next time, power
        dcl    00000000H     ; position 7
        dcw    0091H, 00f0H   ; next time, power
    
```

270061-59

Listing 4-12. Motor Control Next Position Lookup










Figure 5-1 (1 of 2).

one contains the odd bytes, and the addressing is not fully decoded. This means that the addressing on a 2764 will be such that the lower 4K of each EPROM is mapped at 0000H and 4000H while the upper

4K is mapped at 2000H. If the program being loaded is 16 Kbytes long the first half is loaded into the second half of the 2764s and vice versa. A similar situation exists when using 27128s.




Figure 5-1 (2 of 2).

This circuit will allow most of the software presented in this ap-note to be run. In a system designed for prototyping in the lab it may be desirable to buffer the I/O ports to reduce the risk of burning out the chip during experimentation. One may also want to enhance the system by providing RC filters on the A to D inputs, a precision VREF power supply, and additional RAM.

### 5.2. Port Reconstruction

If it is desired to fully emulate a 8396 then I/O ports 3 and 4 must be reconstructed. It is easiest to do this if

the usage of the lines can be restricted to inputs or outputs on a port by port rather than line by line basis. The ports are reconstructed by using standard memory-mapped I/O techniques, (i.e., address decoders and latches), at the appropriate addresses. If no external RAM is being used in the system then the address decoding can be partial, resulting in less complex logic.

The reconstructed I/O ports will work with the same code as the on chip ports. The only difference will be the propagation delay in the external circuitry.



## 6.0 CONCLUSION

An overview of the MCS-96 family has been presented along with several simple examples and a few more complex ones. The source code for all of these programs are available in the Insite Users Library using order code AE-16. Additional information on the 8096 can be found in the Microcontroller Handbook and it is recommended that this book be in your possession before attempting any work with the MCS-96 family of products. Your local Intel sales office can assist you in getting more information on the 8096 and its hardware and software development tools.

## 7.0 BIBLIOGRAPHY

1. MSC-96 Macro Assembler User's Guide, Intel Corporation, 1983.  
Order number 122048-001.
2. Microcontroller Handbook (1985), Intel Corporation, 1984.  
Order number 210918-002.
3. MSC-96 Utilities User's Guide, Intel Corporation, 1983.  
Order number 122049-001.
4. PL/M-96 User's Guide, Intel Corporation, 1983.  
Order number 122134-001.



## APPENDIX A BASIC SOFTWARE EXAMPLES

```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE : F3-INTER1.A96
OBJECT FILE : F3-INTER1.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT          LINE SOURCE STATEMENT
1 1 $TITLE('INTER1.A96: Interpolation routine 1')
2 2 $INCLUDE('8096 Assembly code for table lookup and interpolation
3 3
4 4 $INCLUDE('FO.DEMO96.INC) ; Include demo definitions
5 5 $nolist ; Turn listing off for include file
6 6 $include ; End of include file
7 7
8 8
9 9
10 10
11 11
12 12
13 13
14 14
15 15
16 16
17 17
18 18
19 19
20 20
21 21
22 22
23 23
24 24
25 25
26 26
27 27
28 28
29 29
30 30
31 31
32 32
33 33
34 34
35 35
36 36
37 37
38 38
39 39
40 40
41 41
42 42
43 43
44 44
45 45
46 46
47 47
48 48
49 49
50 50
51 51
52 52
53 53
54 54
55 55 RSEG at 22H
56 56
57 57 IN_VAL: dsb 1 ; Actual Input Value
58 58 TABLE_L0M: dsw 1
59 59 TABLE_HI0H: dsw 1
60 60 IN_DIF: dsw 1 ; Upper Input - Lower Input
61 61 IN_DIFB: equ IN_DIF ;byte ; Upper Output - Lower Output
62 62 TAB_DIF: dsw 1
63 63 OUT: dsw 1
64 64 RESULT: dsw 1
65 65 OUT_DIF: ds1 1 ; Delta Out
66 66
67 67
68 68
69 69
70 70 LD SP, #100H
71 71
72 72
73 73 LDB AL, IN_VAL ; Load temp with Actual Value
74 74 SHRB AL, #3 ; Divide the byte by 8
75 75 ANDB AL, #11111110B ; Insure AL is a word address
76 76 ; This effectively divides AL by 2
77 77 ; so AL = IN_VAL/16
78 78
79 79 LDBZE AX, AL ; Load byte AL to word AX
80 80 LD TABLE_L0M, TABLE [AX] ; TABLE_L0M is loaded with the value
81 81 ; in the table at table location AX

```

270061-64

**A.1. Table Lookup 1**



ERR	LOC	OBJECT	LINE	SOURCE STATEMENT
		SERIES-III MCS-96 MACRO ASSEMBLER. VJ: 0	1	\$TITLE('INTER2 A96 Interpolation routine 2')
		SOURCE FILE F3 INTER2 A96	2	
		OBJECT FILE F3 INTER2 OBJ	3	***** 8096 Assembly code for table lookup and interpolation
		CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB	4	***** Using tabled values in place of division
			5	
			6	\$INCLUDE('FO.DEMO96.INC') ; Include demo definitions
			7	\$nolist ; Turn listing off for include file
			55	;
			56	;
			57	RSEG at 24H
	0024		58	
	0024		59	IN_VAL: dsb 1 ; Actual Input Value
	0026		60	TABLE_LOW: dsb 1 ; Table value for function
	0028		61	TABLE_INC: dsb 1 ; Incremental change in function
	002A		62	IN_DIF: dsb 1 ; Upper Input - Lower Input
	002A		63	IN_DIFB: equ IN_DIF ; byte
	002C		64	OUT: dsb 1
	002E		65	RESULT: dsb 1
	0030		66	OUT_DIF: dsb 1
			67	;
			68	;
	2080		69	CSEG at 2080H
	2080	A1000118	70	
			71	LD SP, #100H ; Initialize SP to top of reg. file
			72	
	2084	B0241C	73	look: LDB AL, IN_VAL ; Load temp with Actual Value
	2087	18031C	74	SHRB AL, #3 ; Divide the byte by 8
	208A	71FE1C	75	ANDB AL, #11111110B ; Insure AL is a word address
			76	;
			77	;
			78	;
	208D	AC1C1C	79	LDBZ AX, AL ; Load byte AL to word AX
			80	
	2090	A31D002126	81	LD TABLE_LOW, VAL_TABLE[AX] ; TABLE_LOW is loaded with the value
			82	;
			83	;
	2095	A31D222128	84	LD TABLE_INC, INC_TABLE[AX] ; TABLE_INC is loaded with the value
			85	;
			86	;

270061-66

## A.2. Table Lookup 2

209A	510F242A	ANDB	IN_DIFB, IN_VAL, #0FH	; IN_DIFB=least significant 4 bits of IN_VAL
209E	AC2A2A	LDBZE	IN_DIF, IN_DIFB	; Load byte IN_DIFB to word IN_DIF
20A1	FE4C2B2A30	MUL	OUT_DIF, IN_DIF, TABLE_INC	; Output_difference = Input_difference*Incremental_change
20A6	4426302C	ADD	OUT, OUT_DIF, TABLE_LOW	; Add output difference to output as input
20AA	0B042C	SHR	OUT, #4	; Round to 12-bit answer
20AD	A4002C	ADDC	OUT, zero	; Round up if Carry = 1
20B0	C02E2C	no_inc:	ST OUT, RESULT	; Store OUT to RESULT
20B3	27CF	BR	look	; Branch to "look."
2100		cseg	AT 2100H	
2100		val_table:		
2100	000000200034004C	DCW	0000H, 2000H, 3400H, 4C00H	; A random function
210B	005D006A0072007B	DCW	5D00H, 6A00H, 7200H, 7B00H	
2110	007B007D0074006D	DCW	7B00H, 7D00H, 7400H, 6D00H	
211B	005D004B00340022	DCW	5D00H, 4B00H, 3400H, 2200H	
2120	0010	DCW	1000H	
2122		inc_table:		
2122	00024001B0011001	DCW	0200H, 0140H, 01B0H, 0110H	; Table of incremental
212A	D000B00060003000	DCW	00D0H, 00B0H, 0060H, 0030H	; differences
2132	200090FF70FF00FF	DCW	00020H, 0FF50H, 0FF70H, 0FF00H	
213A	E0FE90FE0FE0FE	DCW	0FE00H, 0FE90H, 0FE00H, 0FE00H	
2142		END		

ASSEMBLY COMPLETED. NO ERROR(S) FOUND.

270061-67

A.2. Table Lookup 2 (Continued)



SERIES-III PL/M-96 V1.0 COMPILATION OF MODULE PLMEX  
 OBJECT MODULE PLACED IN .F3 PLMEX1 OBJ  
 COMPILER INVOKED BY PLM96.B6 F3 PLMEX1.P96 CODE

```

1  $TITLE('PLMEX1: PLM-96 Example Code for Table Lookup')
2  /* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */
3  PLMEX DD,
4
5  DECLARE IN_VAL WORD PUBLIC,
6  DECLARE TABLE_LOW INTEGER PUBLIC,
7  DECLARE TABLE_HIGH INTEGER PUBLIC,
8  DECLARE TABLE_DIF INTEGER PUBLIC,
9  DECLARE OUT INTEGER PUBLIC,
10 DECLARE RESULT INTEGER PUBLIC,
11 DECLARE OUT_DIF LONGINT PUBLIC,
12 DECLARE TEMP WORD PUBLIC,
13
14 DECLARE TABLE(17) INTEGER DATA ( /* A Random function */
15 0000H, 2000H, 3400H, 4C00H,
16 5000H, 6A00H, 7200H, 7800H,
17 7800H, 7D00H, 7600H, 6D00H,
18 5D00H, 4B00H, 3400H, 2200H,
19 1000H);
20
21 DMPY: PROCEDURE (A,B) LONGINT EXTERNAL,
22 DECLARE (A,B) INTEGER,
23 END DMPY,
24
25 LOOP
26 TEMP=SHR(IN_VAL,4); /* TEMP is the most significant 4 bits of IN_VAL */
27
28 TABLE_LOW=TABLE(TEMP); /* If "TEMP" was replaced by "SHR(IN_VAL,4)" */
29 TABLE_HIGH=TABLE(TEMP+1); /* The code would work but the 8096 would */
30 /* do two shifts */
31
32 TABLE_DIF=TABLE_HIGH-TABLE_LOW,
33
34 OUT_DIF=DMPY(TABLE_DIF,SIGNED(IN_VAL AND 0FH)) /16;
35
36 OUT=SAR((TABLE_LOW+OUT_DIF),4); /* SAR performs an arithmetic right shift,
37 in this case 4 places are shifted */

```

270061-68

### A.3. PLM-96 Code with Expansion

```

20 1      IF CARRY=0 THEN RESULT=OUT; /* Using the hardware flags must be done */
22 1      ELSE RESULT=OUT+1; /* with care to ensure the flag is tested */
23 1      GOTO LOOP; /* in the desired instruction sequence */

24 1      /* END OF PLM-96 CODE */

270061-69

PL/M-96 COMPILER      PLMEX1: PLM-96 Example Code for Table Lookup
ASSEMBLY LISTING OF OBJECT CODE

0022      ; STATEMENT 14
0022      PLMEX: LD SP,#STACK
0026      LOOP: LD TEMP,IN_VAL
0026      R      SHR TEMP,#4H
0029      R      ; STATEMENT 15
002C      R      ADD TMP0,TEMP,TEMP
0030      R      LD TABLE_LOW,TABLE[TMP0]
0035      R      LD TABLE_HIGH,TABLE+2H[TMP0]
003A      R      ; STATEMENT 17
003E      R      SUB TABLE_DIF, TABLE_HIGH, TABLE_LOW
0040      R      ; STATEMENT 18
0040      R      PUSH TABLE_DIF
0045      R      AND TMP0,IN_VAL,#OFH
0047      E      PUSH TMP0
004A      R      CALL DMPY
004D      R      SHRAL TMP0,#4H
0050      R      LD OUT_DIF+2H,TMP2
0053      R      LD OUT_DIF,TMP0
0056      R      ; STATEMENT 19
005B      R      LD TMP4, TABLE_LOW
005B      R      EXT TMP4
005E      R      ADD TMP4, TMP0
0061      R      SHRAL TMP4,#4H
0064      R      LD OUT,TMP4
0067      R      ; STATEMENT 20
0069      R      LDB TMP0,#OFFH
006B      R      BC @0003
006B      R      CLRB TMP0
006B      R      @0003:

```

A.3. PLM-96 Code with Expansion (Continued)

```

006B 9B1C00      CMPB  RO, TMP0
006E D705        BNE  @0001
; STATEMENT 21
0070 A0200A      LD   RESULT, TMP4
0073 2005        BR   @0002
; STATEMENT 22
@0001:
0075 A0800A      LD   RESULT, OUT
007B 070A        INC  RESULT
; STATEMENT 23
@0002:
007A           BR   LOOP
007A 27AA        ; STATEMENT 24
END

MODULE INFORMATION:
CODE AREA SIZE      = 005AH  90D
CONSTANT AREA SIZE  = 0022H  34D
DATA AREA SIZE      = 0000H   0D
STATIC REGS AREA SIZE = 0012H  18D

PL/M-96 COMPILER  PLMEX1: PLM-96 Example Code for Table Lookup
ASSEMBLY LISTING OF OBJECT CODE

OVERLAYABLE REGS AREA SIZE = 0000H   0D
MAXIMUM STACK SIZE      = 0006H   6D
48 LINES READ

PL/M-96 COMPILATION COMPLETE      0 WARNINGS,      0 ERRORS
270061-71

```

A.3. PLM-96 Code with Expansion (Continued)

```

MCS-96 MACRO ASSEMBLER      MULT.APT: 16*16 multiply procedure for PLM-96
SERIES-III MCS-96 MACRO ASSEMBLER, V1.0
SOURCE FILE: :F3:MULT.A96
OBJECT FILE: :F3:MULT.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NDSB
ERR LOC OBJECT      LINE  SOURCE STATEMENT
1  $TITLE('MULT.APT: 16*16 multiply procedure for PLM-96')
2
3
4  SP      EQU      16H:word
5
6  rseg
7  EXTRN  PLMREG  : long
8
9  cseg
10
11 PUBLIC DMPY      ; Multiply two integers and return a
12                ; longint result in AX, DX registers
13
14 DMPY:  POP      PLMREG+4      ; Load return address
15      POP      PLMREG      ; Load one operand
16      MUL      PLMREG,[SP]+  ; Load second operand and increment SP
17
18      BR      [PLMREG+4]      ; Return to PLM code.
19  END
ASSEMBLY COMPLETED, NO ERROR(S) FOUND.
    
```

270061-72

A.3. PLM-96 Code with Expansion (Continued)

```

SERIES-III MCS-96 RELOCATOR AND LINKER, V2.0
Copyright 1983 Intel Corporation

INPUT FILES: F3:PLMEX1.OBJ, F3:MULT.OBJ, PLM96.LIB
OUTPUT FILE: F3:PLMOUT.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND:
ROM(2080H-3FFFH)

INPUT MODULES INCLUDED:
: F3:PLMEX1.OBJ(PLMEX) 12/25/84
: F3:MULT.OBJ(MULT) 12/25/84
PLM96.LIB(PLMREG) 11/02/83

SEGMENT MAP FOR F3:PLMOUT.OBJ(PLMEX):

TYPE      BASE      LENGTH      ALIGNMENT      MODULE NAME
-----
**RESERVED*
*** GAP ***      0000H      001AH      ABSOLUTE      PLMREG
REG          001AH      0002H      WORD          PLMEX
REG          001CH      000BH      WORD          PLMEX
STACK       0024H      0012H      WORD          PLMEX
*** GAP ***      0036H      0006H      ABSOLUTE      PLMEX
CODE        003CH      2044H      ABSOLUTE      PLMEX
*** GAP ***      2080H      0003H      WORD          PLMEX
CODE        2083H      0001H      BYTE          MULT
CODE        2084H      007CH      WORD          MULT
CODE        2100H      000AH      BYTE          MULT
*** GAP ***      210AH      DEF6H      DEF6H

```

270061-73

A.3. PLM-96 Code with Expansion (Continued)

SYMBOL TABLE FOR : F3: PLMOUT.OBJ(PLMEX):

ATTRIBUTES	VALUE	NAME
REG	0024H	IN_VAL
REG	0026H	TABLE_LOW
REG	002BH	TABLE_HIGH
REG	002AH	TABLE_DIF
REG	002CH	OUT
REG	002EH	RESULT
REG	0030H	OUT_DIF
REG	0034H	TEMP
CODE	2100H	DMPY
REG	001CH	PLMREG
NULL	003CH	MEMORY
NULL	1FC4H	?MEMORY_SIZE
		MODULE: PLMEX
		MODULE: MULT
		MODULE: PLMREG
RL-96 COMPLETED,	0	WARNING(S),
	0	ERROR(S)

270061-74

A.3. PLM-96 Code with Expansion (Continued)

```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE: F3:PULSE A96
OBJECT FILE: F3:PULSE OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT LINE SOURCE STATEMENT
1 $TITLE('PULSE A96: Measuring pulses using the HSI unit')
2
3 $INCLUDE(DEMO96 INC)
4 $nolist ; Turn listing off for include file
52 =1
53 =1
54 rseg at 28H
55 HIGH_TIME: dsw 1
56 LOW_TIME: dsw 1
57 PERIOD: dsw 1
58 HI_EDGE: dsw 1
59 LO_EDGE: dsw 1
60
61
62
63
64 cseg at 2080H
65
66
67 LD SP, #100H
68 LD IOCO, #0000001B ; Enable HSI 0
69 LDB HSI_MODE, #0000111B ; HSI 0 look for either edge
70
71 wait: ADD PERIOD, HIGH_TIME, LOW_TIME
72 JBS IOS1, 6, contin ; If FIFO is full
73 JBC IOS1, 7, wait ; Wait while no pulse is entered
74
75 contin: LDB AL, HSI_STATUS ; Load status; Note that reading
76 ; HSI_TIME clears HSI_STATUS
77
78 LD BX, HSI_TIME ; Load the HSI_TIME
79
80 JBS AL, 1, hsi_hi ; Jump if HSI.0 is high
81
82 hsi_lo: ST BX, LO_EDGE
83 SUB HIGH_TIME, LO_EDGE, HI_EDGE
84 BR
85
86
87 hsi_hi: ST BX, HI_EDGE
20A6 C02E20

```

270061-75

A.4. Pulse Measurement

```
20A9 48302E2A      88      LOW_TIME, HI_EDGE, LO_EDGE
20AD 27DB          89      wait
20AF              90      SUB
                91      BR
                END
ASSEMBLY COMPLETED, NO ERROR(S) FOUND.
270061-76
```

A.4. Pulse Measurement (Continued)





```

SERIES-1111 MCS-96 MACRO ANSIBLITER. V1 0
SOURCE FILE F3 ENHSI A96
OBJECT FILE F3 ENHSI OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND NOSB
ERR LOC OBJECT
LINE SOURCE STATEMENT
1 $TITLE ('ENHSI A96 ENHANCED HSI PULSE ROUTINE')
2
3 $INCLUDE(DEM096 INC)
4 $nolist , Turn listing off for include file
52 =1
53 =1
54 RSEG AT 28H
55
56 TIME: DSX 1
57 LAST_RISE: DSX 1
58 LAST_FALL: DSX 1
59 HSI_50: DSX 1
60 IOS1_BAK: DSX 1
61 PERIOD: DSX 1
62 LOW_TIME: DSX 1
63 HIGH_TIME: DSX 1
64 COUNT: DSX 1
65
66 cseg at 2080H
67
68 init: LD SP,#100H
69
70 LDB IOCL.#00100101B ; Disable HSO_4,HSO_5, HSI_INT=first,
71 ; Enable PWM,TXD,TIMER1_OVRFLOW_INT
72
73 LDB HSI_MODE,#10011001B ; set hsi.1 -, hsi.0 +
74 LDB IOCO.#00000111B ; Enable hsi.0.1
75 ; T2_CLOCK=T2CLK, T2RST=T2RST
76 ; Clear timer2
77
78
79 wait: ANDB IOS1_BAK,#01111111B ; Clear IOS1_BAK.7
80 ORB IOS1_BAK,IOS1 ; Store into temp to avoid clearing
81 ; other flags which may be needed
82 JBC IOS1_BAK.7,wait ; If hsi is not triggered then
83 ; jump to wait
84
85 ANDB HSI_50,HSI_STATUS.#01010101B
86 LD TIME, HSI_TIME
87
2080
2080 A100011B
2084 B12516
2087 B19903
208A B10715
208D 717F2F
2090 90162F
2093 372FF7
2096 5155062E
209A A0042B

```

270061-77

A.5. Enhanced Pulse Measurement

```

209D 3B2E05      HSI_S0,0,a_rise
20A0 3A2E0F      HSI_S0,2,a_fall
20A3 201A        no_cnt
                JBS
                BR
20A5 4B2C2B32    a_rise: SUB
20A9 4B2A2B30    LD
20AD A02B2A      BR
20B0 200B        a_fall: SUB
20B2 4B2A2B34    LD
20B6 4B2C2B30    increment: INC
20BA A02B2C      BR
20BD 0736        no_cnt: BR
20BF 27CC        END
20C1

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.
    
```

270061-78

A.5. Enhanced Pulse Measurement (Continued)



```

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0
SOURCE FILE: F3:HSDRV.A96
OBJECT FILE: F3:HSDRV.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT LINE SOURCE STATEMENT
1 $TITLE('HSDRV.A96: Driver module for HSO PWM program')
2
3 HSDRV MODULE MAIN, STACKSIZE(8)
4
5
6 PUBLIC HSO_ON_0, HSO_OFF_0
7 PUBLIC HSO_ON_1, HSO_OFF_1
8 PUBLIC HSO_TIME, HSO_COMMAND
9 PUBLIC SP, TIMER1, IOSO
10
11 $INCLUDE(DEMO96.INC)
12 $nolist ; Turn listing off for include file
13 $=1 ; End of include file
14
15 rseg at 28H
16
17 EXTRN OLD_STAT :byte
18
19 HSO_ON_0: dsb 1
20 HSO_OFF_0: dsb 1
21 HSO_ON_1: dsb 1
22 HSO_OFF_1: dsb 1
23 count: dsb 1
24
25 cseg at 2080H
26
27 EXTRN wait :entry
28
29 DI
30 LD SP, #100H
31 ANDB OLD_STAT, IOSO, #0FH
32 XORB OLD_STAT, #0FH
33
34 initial:
35 LD CX, #0100H
36
37 loop:
38 LD AX, #1000H
39 SUB BX, AX, CX
40 LD AX, CX
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87

```

270061-79

A.6. PWM Using the HSO

```

209B C02B1C          ST      AX, HSO_ON_0
209E C02A20          ST      BX, HSO_OFF_0

20A1 0B011C          SHR     AX, #1
20A4 0B0120          SHR     BX, #1
20A7 C02C1C          ST      AX, HSO_ON_1
20AA C02E20          ST      BX, HSO_OFF_1

20AD EF0000          CALL   wait
                                E
20B0 0722          INC     CX
20B2 8900F22        CMP     CX, #00F00H
20B6 D7DB          BNE    loop
20BB 27D2          BR     initial
20BA                      END

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.
                                270061-80
    
```

A.6. PWM Using the HSO (Continued)



```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE: F3:HSOMOD A96
OBJECT FILE: F3:HSOMOD OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT

LINE SOURCE STATEMENT
1 $TITLE('HSOMOD A96: 8096 PWM PROGRAM MODIFIED FOR DRIVER')
2 $PAGEWIDTH(130)
3
4 ; This program will provide 3 PWM outputs on HSD pins 0-2
5 ; The input parameters passed to the program are:
6 ;
7 ; HSO_ON_N HSD on time for pin N
8 ; HSO_OFF_N HSD off time for pin N
9 ;
10 ; Where: Times are in timer1 cycles
11 ; N takes values from 0 to 3
12 ;
13 ;
14 ;
15 ;
16 ;
17 ; NOTE: Use this file to replace the declaration section of
18 ; the HSD PWM program from "$INCLUDE(DEMO96.INC)" through
19 ; the line prior to the label "wait". Also change the last
20 ; branch in the program to a "RET".
21 RSEG
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

0000
0000

0001
0002

0000

0000 3E00FD E
0003 FD

D_STAT: DSB 1
extrn HSO_ON_0 :word, HSO_OFF_0 :word
extrn HSO_ON_1 :word, HSO_OFF_1 :word
extrn HSO_TIME :word, HSO_COMMAND :byte
extrn TIMER1 :word, IOS0 :word
extrn SP :word

public OLD_STAT
OLD_STAT: dsb 1
NEW_STAT: dsb 1

cseg
PUBLIC wait
wait: JBS IOS0, 6, wait ; Loop until HSD holding register
NOP ; is empty

; For operation with interrupts 'store_stat;' would be the
; entry point of the routine
; Note that a DI or PUSHF might have to be added.
    
```

270061-81

## A.6. PWM Using the HSO (Continued)



```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE: F3.SP.A96
OBJECT FILE: F3.SP.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT LINE SOURCE STATEMENT
1
2 $TITLE('SP.A96: SERIAL PORT DEMO PROGRAM')
3
4 $INCLUDE(DEMO96.INC)
5 $nolist ; Turn listing off for include file
6 =1
7 =1
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55 rseg at 2BH
56
57 CHR: dsb 1
58 SPTEMP: dsb 1
59 TEMPO: dsb 1
60 TEMP1: dsb 1
61 RCV_FLAG: dsb 1
62
63 cseg at 200CH
64
65 DCW ser_port_int
66
67 cseg at 2080H
68
69 LD SP, #100H
70
71 LDB IOC1, #00100000B ; Set P2.0 to TXD
72
73 ; Baud rate = input frequency / (64*baud_val)
74 ; baud_val = (input frequency/64) / baud rate
75
76
77 baud_val equ 39 ; 39 = (12,000,000/64)/4800 baud
78
79 BAUD_HIGH equ ((baud_val-1)/256) OR 80H ; Set MSB to 1
80 BAUD_LOW equ (baud_val-1) MOD 256
81
82
83 LDB BAUD_REG, #BAUD_LOW
84 LDB BAUD_REG, #BAUD_HIGH
85
2028
2029
202A
202B
202C
200C
200C 9C20
2080
2080 A100011B
2084 B12016
0027
0080
0026
2087 B1260E
208A B1800E

```

270061-83

A.7. Serial Port





```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE: F3:ATOD.496
OBJECT FILE: F3:ATOD.08J
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT          LINE  SOURCE STATEMENT
1  $TITLE('ATOD.A96: SCANNING THE A TO D CHANNELS')
2
3  $INCLUDE(DEMO96.INC)
4  $nolist ; Turn listing off for include file
5  $EQU ; End of include file
6
7  RSEG at 2BH
8
9  BL EQU BX:BYTE
10 DL EQU DX:BYTE
11
12 RESULT_TABLE:
13 RESULT_1: ds 1
14 RESULT_2: ds 1
15 RESULT_3: ds 1
16 RESULT_4: ds 1
17
18 cseg at 2080H
19
20 start: LD SP, #100H ; Set Stack Pointer
21 CLR BX
22 next:  ADDB AD_COMMAND, BL, #1000B ; Start conversion on channel
23 ; indicated by BL register
24
25 NOP ; Wait for conversion to start
26 NOP
27 check: JBS AD_RESULT_LO, 3, check ; Wait while A to D is busy
28
29 LDB AL, AD_RESULT_LO ; Load low order result
30 LDB AH, AD_RESULT_HI ; Load high order result
31
32 ADDB DL, BL, BL ; DL=BL*2
33 LD8Z DX, DL
34 ST AX, RESULT_TABLE[DX] ; Store result indexed by BL*2
35
36 INCB BL ; Increment DL modulo 4
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
    
```

270061-85

## A.8. A to D Converter

```
20A2 710320          ANDB    BL, #03H
20A5 27DF           BR      next
20A7              END

87
88
89
90
91

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

270061-86
```

A.8. A to D Converter (Continued)



## APPENDIX B HSD AND A TO D UNDER INTERRUPT CONTROL

```

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0
SOURCE FILE: :F3:A2DHSO.A96
OBJECT FILE: :F3:A2DHSO.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT          LINE  SOURCE STATEMENT
1  $TITLE ('A2DHSO.A96: GENERATING PWM OUTPUTS FROM A TO D INPUTS')
2
3  ; This program will provide 3 PWM outputs on HSD pins 0-2
4  ; and one on the PWM.
5  ;
6  ; The PWM values are determined by the input to the A/D converter.
7  ;
8  ;
9
10 $INCLUDE(DEMO96.INC)
    =1 11 $hlist ; Turn listing off for include file
    =1 59 ; End of include file
60
61 RSEG AT 28H
62
63
64
65 ON_TIME:          DL      EQU      DX:BYTE
66                 PWM_TIME_1:  DS    1
67                 HSD_ON_0:    DS    1
68                 HSD_ON_1:    DS    1
69                 HSD_ON_2:    DS    1
70
71 RESULT_TABLE:
72 RESULT_0:         DS    1
73 RESULT_1:         DS    1
74 RESULT_2:         DS    1
75 RESULT_3:         DS    1
76
77 NXT_ON_T:         DS    1
78 NXT_OFF_0:        DS    1
79 NXT_OFF_1:        DS    1
80 NXT_OFF_2:        DS    1
81 COUNT:           DS    1
82 AD_NUM:          DS    1
83 TMP:             DS    1
84 HSD_PER:         DS    1
85 LAST_LOAD:       DS    1
86
                                Channel being converted
002B
001E
002B
002B
002A
002C
002E
0030
0030
0032
0034
0036
003B
003A
003C
003E
0040
0044
0046
004B
004A

```

270061-87



```

132 .....
133 .....
134 ..... HSD EXECUTED INTERRUPT .....
135 .....
136 .....
137 HSD_exec_int:
138   PUSHF
139   ORB   Port1, #00000010B      ; Set p1.1
140
141   SUB   TMP, TIMER1, NXT_ON_T
142   CMP   TMP, ZERO
143   JLT   set_off_times
144
145   set_on_times:
146   NXT_ON_T, HSD_PER
147   HSD_COMMAND, #00110110B    ; Set HSD for timer1, set pin 0, 1
148   HSD_TIME, NXT_ON_T
149
150   HSD_COMMAND, #00100010B    ; Set HSD for timer1, set pin 2
151   HSD_TIME, NXT_ON_T
152
153   LAST_LOAD, #00000111B     ; Last loaded value was all ones
154
155   PWM_CONTROL, PWM_TIME_1    ; Now is as good a time as any
156   ; to update the PWM reg
157
158   check_done
159
160
161
162
163   set_off_times:
164   LAST_LOAD, 0, check_done
165
166   NXT_OFF_0, NXT_ON_T, HSD_ON_0
167   HSD_COMMAND, #00010000B    ; Set HSD for timer1, clear pin 0
168   HSD_TIME, NXT_OFF_0
169
170   NXT_OFF_1, NXT_ON_T, HSD_ON_1
171   HSD_COMMAND, #00010001B    ; Set HSD for timer1, clear pin 1
172   HSD_TIME, NXT_OFF_1
173
174   NXT_OFF_2, NXT_ON_T, HSD_ON_2
175   HSD_COMMAND, #00010010B    ; Set HSD for timer1, clear pin 2
176   HSD_TIME, NXT_OFF_2
177
178   LAST_LOAD, #11111000B     ; Last loaded value was all 0s
179
180   check_done:
181   ANDB  Port1, #11111101B    ; Clear P1.1

```

270061-89



```

182          POPF
183          RET
184
185          $EJECT
186
187          ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
188          ; A TO D COMPLETE INTERRUPT ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
189          ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
190
191          ATOD_done_int:
192          PUSHF
193          ORB      Port1, #00000100B      ; Set P1.2
194
195          ANDB   AL, AD_RESULT_LD, #11000000B ; Load low order result
196          LDB   AH, AD_RESULT_HI      ; Load high order result
197          ADDB  DL, AD_NUM, AD_NUM    ; DL= AD_NUM #2
198          LDBZE DX, DL
199          ST    AX, RESULT_TABLE[DX] ; Store result indexed by DX
200
201          CMPB  AL, #01000000B
202          JNH   no_rnd                ; Round up if needed
203          CMPB  AH, #OFFH             ; Don't increment if AH=OFFH
204          JE    no_rnd
205          INCB  AH
206
207          no_rnd: LDB  AL, AH          ; Align byte and change to word
208          CLRB  AH
209          ST    AX, ON_TIME[DX]
210
211          INCB  AD_NUM
212          ANDB  AD_NUM, #03H         ; Keep AD_NUM between 0 and 3
213
214          next:  ADDB  AD_COMMAND, AD_NUM, #1000B ; Start conversion on channel
215          ANDB  Port1, #1111011B    ; Indicated by AD_NUM register
216          POPF
217          RET
218
219
220          END
221
2156
ASSEMBLY COMPLETED, NO ERROR(S) FOUND.
270061-90

```

## APPENDIX C SOFTWARE SERIAL PORT

```

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0
SOURCE FILE: F3:SWPORT.A96
OBJECT FILE: F3:SWPORT.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT          LINE  SOURCE STATEMENT
1  $TITLE('SWPORT.A96 : SOFTWARE IMPLEMENTED ASYNCHRONOUS SERIAL PORT.')
2
3  ; This module provides a software implemented asynchronous serial port
4  ; for the 8096. HSD.5 is used for transmit data. HSI.2 is used for
5  ; receive data. Note: the choice of HSD.5 and HSI.2 is arbitrary).
6
7  $INCLUDE(DEMD96.INC)
=1 8  $nolist ; Turn listing off for include file
=1 56 $nolist ; End of include file
57
58 ; VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT
59 ;
60 ;
61 ; rseg
62
63 ios1_save:  dsb 1 ; Used to save contents of ios1
64 rcve_state: dsb 1 ;
65 rxrdy      equ 1 ; indicates receive done
66 rxoverrun  equ 2 ; indicates receive overflow
67 rtp        equ 4 ; receive in progress flag
0002 rcve_buf:  dsb 1 ; used to double buffer receive data
0003 rcve_reg:  dsb 1 ; used to deserialize receive
0004 sample_time: dsb 1 ; records last receive sample time
69
70 serial_out: dsb 1 ; Holds the output character+framing (start and
71 ; stop bits) for transmit process.
72
73 baud_count: dsb 1 ; Holds the period of one bit in units
74 ; of T1 ticks.
75
76 txd_time:   dsb 1 ; Transition time of last Txd bit that was
77 ; sent to the CAM
78 char:      dsb 1 ; for test only
79
80 ; COMMANDS ISSUED TO THE HSD UNIT
81 ;
82 ;
0035 mark_command equ 0110101b ; timer1.set, interrupt on 5
0015 space_command equ 0010101b ; timer1.clr, interrupt on 5
0018 sample_command equ 0011000b ; software timer 0
86
87 $eject
270061-91

```





```

132          cseg
133
134
135 setup_serial_port.
136 ; Called on system reset to initiate the software serial port.
137
138          pop     cx          ; the return address
139          pop     bx          ; the baud rate (in decimal)
140          dx:ax,#0007h      ; dx:ax:=500,000 (assumes 12 Mhz crystal)
141          dx:ax,#0A120h
142          mov     ax,bx      ; calculate the baud count (500,000/baudrate)
143          st     ax,baud_count
144          st     0,serial_out ; clear serial out
145          ldb   ioctl,#01100000b ; Enable HSD 5 and Txd
146          bbs   io50,6,$    ; Wait for room in the HSD CAM
147
148          add     txd_time,timer1,20
149          ldb   hso_command,#mark_command
150          ld     hso_time,txd_time
151          clrb  rcve_buf    ; clear out the receive variables
152          clrb  rcve_reg
153          clrb  rcve_state
154          call  init_receive ; setup to detect a start bit
155          br    [cx]
156          $reject
157
158 char_out:
159 ; Output character to the software serial port
160
161          pop     cx          ; the return address
162          pop     bx          ; the character for output
163          ldb   (bx+1),#01h  ; add the start and stop bits
164          add     bx,bx      ; to the char and leave as 16 bit
165          wait_for_xmit:
166          cmp     serial_out,0 ; wait for serial_out=0 (it will be cleared by
167          bne     wait_for_xmit ; the hso interrupt process)
168          st     bx,serial_out ; put the formatted character in serial_out
169          br    [cx]
170
171          csts:
172 ; Returns "true" (ax<>0) if char_in has a character.
173
174          clr     ax
175          bbc     rcve_state,0,csts_exit
176          inc     ax
177          csts_exit:
178          ret
179
180 char_in:
    
```

270061-93

```

181 ; Get a character from the software serial port
182 ;
183
184 R          ; wait for character ready
185 rcvc_state,0,char_in
186 pushf
187 andb     ; set up a critical region
188 rcvc_state,#not(rxdy)
189 ldbz     al,rcvc_buf
190 popf
191 ret
192 $reject
193
194 hso_isr:
195 ; Fields the hso interrupts and performs the serialization of the data.
196 ; Note: this routine would be incorporated into the hso service strategy
197 ; for an actual system.
198
199 cseg      at 2006h
200 dcw      hso_isr      ; Set up vector
201
202 cseg
203 pushf
204 add      txd_time,baud_count
205 cmp      serial_out,0 ; if character is done send a mark
206 be      send_mark
207 shr      serial_out,#1 ; else send bit 0 of serial_out and shift
208 bc      send_mark ; serial_out left one place.
209
210 send_space:
211 ldb      hso_command,#space_command
212 ld      hso_time,txd_time
213 br      hso_isr_exit
214
215 send_mark:
216 ldb      hso_command,#mark_command
217 ld      hso_time,txd_time
218
219 hso_isr_exit:
220 popf
221 ret
222 $reject
223
224 init_receive:
225 ; Called to prepare the serial input process to find the leading edge of
226 ; a start bit
227
228 ldb      ioc0,#00000000b ; disconnect change detector
229 ldb      hsi_mode,#001000000b ; negative edges on HSI_2
230
231 flush_fifo:
232 ldb      ios1_save,ios1
233 orb
234 bbc      ios1_save,7,flush_fifo_done
235 ldb      al,hsi_status
236 ld      ax,hsi_time ; trash the fifo entry
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999

```

00B8 717F00	R	231	andb	ios1_save,#not(BOH)	; clear bit 7.
00B8 27EF		232	br	flush_fifo	
00B8		233	flush_fifo_done		
00B8 B11015		234	ldb	loc0,#00010000b	; connect HSI_2 to detector
0090 F0		235	ret		
		236			
		237			
		238			
0091		239	hsi_isr:		
		240		; Fields interrupts from the HSI unit, used to detect the leading edge	
		241		; of the START bit	
		242		; Note: this routine would be incorporated into the HSI strategy of an actual	
		243		; system.	
		244			
2004		245	cseg at 2004h		
2004 9100	R	246	dcw	hsi_isr	; setup the interrupt vector
		247			
0091		248	cseg		
0091 F2		249	pushf		
0092 C81C		250	push	ax	
0094 B0061C		251	ldb	al,hsi_status	
0097 A00404	R	252	ld	sample_time,hsi_time	
009A 341C15		253	bcc	al,4,exit_hsi	
009D 3F15FD		254	bbs	ios0.7,\$	; wait for room in HSD holding reg
00A0 A0081C	R	255	ld	ax,baud_count	; send out sample command in 1/2
00A3 08011C		256	shr	ax,#1	; bit time
00A6 641C04	R	257	add	sample_time,ax	
00A9 B11806		258	ldb	hso_command,#sample_command	
00AC C00404	R	259	st	sample_time,hso_time	
00AF B10015		260	ldb	loc0,#00000000b	; disconnect hsi_2 from change detector
00B2		261	exit_hsi:		
00B2 CC1C		262	pop	ax	
00B4 F3		263	popf		
00B5 F0		264	ret		
		265	\$select		
		266			
00B6		267	software_timer_isr:		
		268		; Fields the software timer interrupt, used to deserialize the incoming data	
		269		; Note: this routine would be incorporated into the software timer strategy	
		270		; in an actual system.	
		271			
200A		272	cseg at 200Ah		
200A B600	R	273	dcw	software_timer_isr	; setup vector
		274			
00B6		275	cseg		
00B6 F2		276	pushf		
00B7 901600	R	277	orb	ios1_save,ios1	; clear bit 0
00BA 71FE00	R	278	andb	ios1_save,#not(01h)	
00BD 51FC0100	R	279	andb	O.rcv_state,#0fch	; All bits except rxdy and overrun=0
00C1 D70C		280	bne	process_data	

270061-95

00C3				281	process_start_bit:
00C3 350604				282	bbc hsi_status,5,start_ok
00C6 2FAE				283	call init_receive
00C8 2032				284	br software_timer_exit
00CA 910401	R			285	start_ok: rcve_state,#rip ; set receive in progress flag
00CD 2021				287	br schedule_sample
				288	
00CF 3F010E	R			289	process_data: rcve_state,7,check_stopbit
00D2 180103	R			290	bbs rcve_reg,#1
00D5 350603				291	shrb hsi_status,5,datazero
00D8 918003	R			292	bbc rcve_reg,#0h ; set the new data bit
				293	orb
00DB 751001	R			294	datazero: addb rcve_state,#10h ; increment bit count
00DE 2010				295	br schedule_sample
				296	
				297	
00E0				298	check_stopbit:
00E0 3506FD				299	bbc hsi_status,5,\$ ; DEBUG ONLY
00E3 800302	R			300	ldb rcve_buf,rcve_reg
00E6 910101	R			301	orb rcve_state,#rrdy
00E9 710301	R			302	andb rcve_state,#03h ; Clear all but ready and overrun bits
00EC 2F8B				303	call init_receive
00EE 200C				304	br software_timer_exit
				305	
00F0				306	schedule_sample:
00F0 3F15FD				307	bbs ios0,7,\$ ; wait for holding reg empty
00F3 B11806				308	ldb hso_command,#sample_command
00F6 640804	R			309	add sample_time,baud_count
00F9 C00404	R			310	st sample_time,hso_time
				311	
00FC				312	software_timer_exit:
00FC F3				313	popf
00FD F0				314	ret
				315	
				316	
00FE				317	end

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

270061-96

## APPENDIX D MOTOR CONTROL PROGRAM

```

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0
SOURCE FILE: F3: MOTCON.A96
OBJECT FILE: F3: MOTCON.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB
ERR LOC OBJECT LINE SOURCE STATEMENT
1 $TITLE ('MOTCON.A96: Motor Control Example Program')
2
3 ;
4 ;
5 ;
6 ;
7 $INCLUDE(DEMD96.INC)
8 $nolist ; Turn listing off for include file
9
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;
60 ;
61 ;
62 ;
63 ;
64 ;
65 ;
66 ;
67 ;
68 ;
69 ;
70 ;
71 ;
72 ;
73 ;
74 ;
75 ;
76 ;
77 ;
78 ;
79 ;
80 ;
81 ;
82 ;
83 ;
84 ;
85 ;

        USE WITH C-STEP or later parts
        December 20, 1984

        $INCLUDE(DEMD96.INC)
        $nolist ; Turn listing off for include file
        ; End of include file

        ;;;;;;;;;; Initial Values
001E min_hsil_t equ 30 ; min period for PHA edges in mode1 before mode2
003C min_hsi_t equ 2*min_hsil_t ; min period for PHA edges in mode0 before mode1
0069 max_hsil_t equ 3*min_hsil_t + min_hsil_t/2 ; max period for PHA edges in mode1 before mode0

006E HSD0_dly_period equ 110 ; delay for HSD timer 0 (timed count of pulses)
                                ; min period for 5 T2 clocks before mode 1

00FA swt1_dly_period equ 250 ; delay for software timer 1
00FA swt2_dly_period equ 250 ; delay for software timer 2
00FF max_power equ Offh
00FF max_brake equ Offh
0080 maximum_hold equ 080H
0480 brake_pnt equ 1200
0054 position_pnt equ 100
0010 velocity_pnt equ 16

0024 RSEG at 024H
0024 tmp: ds1 1
0028 timer_2: ds1 1
    
```

270061-97

002C			
0030	tmr2_olds	ds1 1	
0034	pos_err	ds1 1	
0038	pos_err	ds1 1	
003C	delte_p	ds1 1	
0040	time_err	ds1 1	
0044	des_time	ds1 1	
0048	time_err	ds1 1	
004C			
004E	\$EJECT		
0050	last_time_err	dsw 1	
0052	pos_delta	dsw 1	
0054	last_pos	dsw 1	
0056	last_time	dsw 1	
0058	last2_time	dsw 1	
005A	boost	dsw 1	
005C	tmp1	dsw 1	
005E	out_ptr	dsw 1	
0060	offset	dsw 1	
0062	next_pos	dsw 1	
0064	rptr	dsw 1	
0066	old_t2	dsw 1	
0068	direct	dsb 1	1=forward, 0=reverse
0069	pwm_dir	dsb 1	
006A	hsi_s0	dsb 1	
006B	last_stat	dsb 1	
006C	pwm_pwr	dsb 1	
006D	los1_bak	dsb 1	
006E	TR_COL	DSB 1	COLLECT TRACE IF TR_COL=00
006F	main_dly	dsb 1	
0070	max_pwr	dsw 1	
0072	max_brk	dsw 1	
0074	max_hold	dsw 1	
0076	vel_pnt	dsw 1	
0078	brk_pnt	dsw 1	
007A	pos_pnt	dsw 1	
007C	H500_dly	dsw 1	
007E	swt1_dly	dsw 1	
0080	swt2_dly	dsw 1	
0082	min_hsi	dsw 1	
0084	min_hsi1	dsw 1	
0086	max_hsi1	dsw 1	
0100	dseg at 100H		

0100	136	mode_view:	dsb	1			
0102	137	count_out:	dsw	1			
0104	139	err_view:	dsw	1			
	141						
	142	\$reject					
	143						
	144		PORT	FLAG USAGE			
	145		P1 0	mode0 0 mode1 1 mode2 1 or 0			
	146		P1 1	0			
	147			software timer 2 routine enter/leave			
	148		P1 2	0			
	149			Main program toggle			
	150		P1 3	0			
	151			HSI overflow toggle			
	152		P1 4	0			
	153			software timer 0 routine enter/leave			
	154		P1 5	0			
	155			hsi_int enter/leave			
	156		P1 6	0			
	157			software timer 1 routine enter/leave			
	158		P1 7	0			
	159			Input direction (0=reverse, 1=forward)			
	160		P2 6	0			
	161			direction 0=rev, 1=fwd			
	162		P2 7	0			
	163						
	164						
	165						
	166						
2000	156	cseg	at	2000H			
2000 0022	157		timer_ovf_int				
2002 1020	158	dcw	atod_done_int				
2004 0424	159	dcw	hsi_data_int				
2006 8022	160	dcw	hso_exec_int				
2008 1020	161	dcw	hsi_0_int				
200A 2022	162	dcw	soft_tm_r_int				
200C 1020	163	dcw	ser_port_int				
200E 1020	164	dcw	external_int				
2010	165						
2010	166	atod_done_int:					
2010	167	hsi_0_int:					
2010	168	ser_port_int:					
2010	169	external_int:					
2080	170						
2080	171	cseg	at	2080H			
2080 A1F0001B	172	init:	ld	sp, #0FOH			
2084 B1FF17	173	ldb	pwm_control, #OFFH				
2087 1168	174	direct					
2089 A170175C	175	tmp1, #6000					
208D 055C	176	delay:	dec	tmp1			
208F E068FD	177	djnz	direct, \$				
2092 88005C	178	cmp	tmp1, zero				
2095 D2F6	179	jgt	delay				
2097 B1FF0F	180	ldb	port1, #OFFH				
209A B1FF10	181	ldb	port2, #OFFH				
	182						
	183						
	184						
	185						

270061-99

209D B12516	186	ldb	IOC1.#00100101B ; Disable HSD_4,HSD_5, HSI_INT=first, ; Enable PWM,TXD,TIMER1_OVRFLOW_INT
20A0 71FC0F	189	andb	Port1.#11111100B ; clear P1.0,1 (set mode 0)
20A3 B19903	190	ldb	HSI_mode.#10011001B ; set hsi.1,3-; hsi.0,2 +
20A6 B15715	191	ldb	IOC0.#01010111B ; Enable all hsi
	192		; T2 CLOCK=T2CLK, T2RST=T2RST
	193		; Clear timer2
	194	#reject	
	195		zero.hsi_time
20A9 A00400	196	ld	time
20AC 0140	197	clr	timer2
20AE 0142	198	clr	timer_2
20B0 012B	199	clr	timer_2+2
20B2 012A	200	clr	position
20B4 0130	201	clr	position+2
20B6 0132	202	clr	last_pos
20B8 0154	203	clr	des_pos
20BA 0134	204	clr	des_pos+2
20BC 0136	205	clr	des_time
20BE 0144	206	clr	des_time+2
20C0 0146	207	clr	last1_time,Timer1
20C2 A00A56	208	ld	last2_time,last1_time,#BOOH
20C5 49000B5658	209	sub	last1_time,last1_time,#BOOH
20CA 116D	210	clrb	ios1_bak
20CC 1109	211	clrb	int_pending
20CE A1F0015E	212	ld	out_ptr.#iFOH
20D2 A13C00B2	213	ld	min_hsi.#min_hsi_t
20D6 A11E00B4	214	ld	min_hsil.#min_hsil_t
20DA A16900B6	215	ld	max_hsil.#max_hsil_t
20DE A16E007C	216	ld	HSD0_dly,#HSD0_dly_period
20E2 A1FA007E	217	ld	swt1_dly,#swt1_dly_period
20E6 A1FA00B0	218	ld	swt2_dly,#(swt2_dly_period)
20EA A1FF0070	219	ld	max_pwr.#max_power
20EE A1FF0072	220	ld	max_brk.#max_brake
20F2 A1800074	221	ld	max_hold.#maximum_hold
20F6 A180047B	222	ld	brk_pnt.#brake_pnt
20FA A164007A	223	ld	pos_pnt.#position_pnt
20FE A1100076	224	ld	vel_pnt.#velocity_pnt
2102 A1002962	225	ld	next_pos.#pos_table
2106 B0006C	226	ldb	pwm_dir.zero
2109 B10169	227	ldb	pwm_dir.#01h ; FORWARD
210C B12D0B	228	ldb	int_mask.#00101101B ; Enable tmr_ovf, hsi, swt, HSD.interrupts
210F B13006	229	ldb	hso_command.#30H ; set HSD_0
2112 447C0A04	230	add	hso_time,timer1,HSD0_dly
2116 FD	231	nop	
2117 FD	232	NOP	
211B B13906	233	ldb	hso_command.#39H ; set swt_1
211B 447E0A04	234	add	hso_time,timer1,swt1_dly
	235		



211F FD	236	nop	
2120 FD	237	nop	
2121 B13A06	238	ldb	hso_command,#3AH , set swt_2
2124 44800A04	239	add	hso_time,timer1,swt2_dly
212B A00A40	240	ld	time,TIMER1
212B A00C2C	241	ld	tmr2_old,timer2
212E FB	242	ei	
212F E7CE06	243	br	main_prog
	244		
	245		
	246		
	247	\$reject	
	248		
	249		
	250		TIMER INTERRUPT SERVICE
	251		.....
	252		.....
	253		.....
	254		CSEG AT 2200H
2200	255		
2200	256	timer_ovf_int	
2200 F2	257	pushf	
	258		
2301 90166D	259	orb	ios1_bak,IOS1
2204 356D05	260	chk_t1: jbc	ios1_bak,5,tmr_int_done
2207 0742	261	inc	timer2
2209 71DF6D	262	andb	ios1_bak,#1101111B , clear bit 5
220C	263	tmr_int_done:	
220C F3	264	popf	
220D F0	265	ret	; End of timer interrupt routine
	266		
	267		
	268		
	269		SOFTWARE TIMER INTERRUPT SERVICE ROUTINE
270	270		.....
271	271		.....
272	272		.....
273	273		.....
274	274		.....
	275		CSEG AT 2220H
2220	276	soft_tmr_int:	
2220 F2	277	pushf	
2221 90166D	278	orb	ios1_bak,IOS1
2224 306D03	279	chk_swto:	
2227 71FE6D	280	jbc	ios1_bak,0,chk_swt1
	281	andb	ios1_bak,#1111110B ; Clear bit 0 - end swto
	282	call	swto_expired
	283	chk_swt1:	
222A 316D06	284	jbc	ios1_bak,1,chk_swt2
222D 71FD6D	285	andb	ios1_bak,#1111101B ; Clear bit 1

270061-A1



```

2230 EFC0D3          call     swt1_expired
2233 326D06          jbc     los1_bak,2,chk_swt3
2236 71FB6D          andb   los1_bak,#1111011B ; Clear bit 2
2239 EF4401          call   swt2_expired
223C 344D03          jbc     los1_bak,4,swt_int_done
223F 71F76D          andb   los1_bak,#1110111B ; Clear bit 3
2242             swt3_expired
2242 F3             ; END OF SOFTWARE TIMER INTERRUPT ROUTINE
2243 F0             ret

300 $reject
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335

2280
2280             CSEG AT 2280H
2280             hso_exec_int. ; Check mode ... Update position in mode 2

2280 F2          PUSHF
2281 B13006          ldb   HSO_COMMAND,#30H
2284 447C0A04          add   HSO_TIME,TIMER1,HSO0_dly
2288 91200F          orb   port1,#00100000B ; set P1.5
228B A0C28          ld   Timer_2,TIMER2
228E 390F1B          jbs   Port1,1,in_mode2

2291 4862B5C          sub   tmp1,Timer_2,old_t2 ; Check count difference in tmp1
2295 B902005C          cmp   tmp1,#2
2299 D94C             jh   end_swt0
229B 300F49          jbc   Port1,0,end_swt0 ; if already in mode 0
229E 71FC0F          andb   Port1,#11111000B ; Clear P1.0, P1.1 (set mode 0)
22A1 B15515          ldco #0,IO10101B ; enable all HSI
22A4 B0006B          ldb   last_stat,zero
22A7 203E          br   end_swt0

22A9 482C2B3C          sub   delta_p,timer_2,tmr2_old ; get timer2 count difference
22AD A02B2C          ld   tmr2_old,timer_2
22B0 306B0B          jbc   direct,0,in_rev
    
```

22B3 643C30	336	in_fwd:	add	position,delta_p
22B6 A40032	337		addc	position+2,zero
22B9 2006	338		br	chk_mode
22BB 683C30	339	in_rev:	sub	position,delta_p
22BE A80032	340		subc	position+2,zero
22C1	341	chk_mode:		
22C1 4B62B5C	342		sub	tmp1,Timer_2,old_t2
22C5 890505C	343		cmp	tmp1,#5 ; Check count difference in tmp1
22C9 D21C	344		jgt	end_swt0 ; set_model if count is too low
22CB	345			
22CB 71FD0F	346	set_model:		
22CE 91010F	347		andb	Port1,#1111101B ; Clear P1.1, set P1.0 (set mode 1)
22D1 B10515	348		orb	Port1,#0000001B
22D4 A00400	349		lbb	IDCO,#00000101B ; enable HSI 0 and 1
22D7 4B840A56	350		ld	zero,HSI_TIME
	351		sub	last1_time,Timer1,min_hsi1
	352			; set up so (time-last2_time)>min_hsi1 on next HSI
	353			
	354			
	355			
	356			
	357	clr_hsi:		
22DB A00400	358		ld	ZERO,HSI_TIME
22DE 717F6D	359		andb	ios1_bak,#01111111B ; clear bit 7
22E1 90166D	360		orb	ios1_bak,ios1
22E4 3F6DF4	361		jbs	ios1_bak/7,clr_hsi ; If hsi is triggered then clear hsi
22E7	362			
22E7 A02B66	363	end_swt0:		
22EA 71DF0F	364		ld	old_t2,TIMER_2
22ED F3	365		andb	port1,#11011111B ; clear P1.5
22EE F0	366		POPF	
	367		ret	
	368			
	369			
	370			
	371			
	372			
	373			
	374			
2380	375			
	376			
2380	377	swt2_expired:		
2380 F2	378		pushf	
2381 B13A06	379		lbb	hso_command,#3AH ; set swt_2
2384 44800A04	380		add	hso_time,timer1,swt2_dly
2388 91040F	381		orb	port1,#00000100B ; set port 1.2
238B 89FF075E	382		cmp	out_ptr,#7FFH
238F D104	383		bnh	pulsing
2391 A1F0015E	384		ld	out_ptr,#1F0H
	385			

270061-A3

2395	306E0C				
2398	C25F32				
239B	C25F30				
239E	C25F68				
23A1	C25F6C				
23A4					
23A8	4B56A5C				
23AB	89001B5C				
23AC	D104				
23AE	45001056				
23B2	71FB0F				
23B5	F3				
23B6	F0				
2400	20CE				
2402	20C7				
2404	F2				
2405	91400F				
2408	717F6D				
240B	90166D				
240E	376DF1				
2411	A00C2B				
2414	5155066A				
241B	A00440				
241B	3B0FE2				
241E					
241E	3B6A0B				
386					
387					
388					
389					
390					
391					
392					
393					
394					
395					
396					
397					
398					
399					
400					
401					
402					
403					
404					
405					
406					
407					
408					
409					
410					
411					
412					
413					
414					
415					
416					
417					
418					
419					
420					
421					
422					
423					
424					
425					
426					
427					
428					
429					
430					
431					
432					
433					
434					
435					

```

386          pulsing: jbc      tr_col.0,swt2_done
387
388
389          st      position+2,[out_ptr]+ ; position high, position low
390          st      position,[out_ptr]+
391
392          st      direct,[out_ptr]+
393          st      pwm_pwr,[out_ptr]+
394
395          ; store 8 bytes externally
396
397          swt2_done:
398          sub     tmp1,timer1,last1_time
399          cmp     tmp1,#1800H
400          jnh     swt2_ret ; keep (Timer1-last1_time)<2000H
401
402          add     last1_time,#1000H
403
404          swt2_ret: andb    port1,#11111011B ; clear port1.2
405          popf
406          ret
407
408
409          $EJECT
410          ;
411          ;
412          ;
413          ;
414          ; This routine keeps track of the current time and position of the motor.
415          ; The upper word of information is provided by the timer overflow routine.
416
417          CSEG AT 2400H
418          no_mode_1: br    in_mode_1 ; used to save execution time for
419          no_int1: br    no_int ; worst case loop
420
421          hsi_data_int: pushf
422          orb    port1,#01000000B ; set P1.6
423          andb  ios1_bak,#01111111B ; Clear ios1_bak.7
424          orb    ios1_bak,ios1
425          jbc    ios1_bak,7,no_int1 ; If hsi is not triggered then
426          ; jump to no_int
427
428          get_values: timer_2,TIMER2
429          ld     hsi_s0,HSI_STATUS,#01010101B
430          andb  time,HSI_TIME
431
432          jbs   port1,0,no_mode_1 ; jump if in mode 1
433
434          In_mode_0: hsi_s0,0,a_rise
435

```

```

2421 3A6A2C          Jbs
2424 3C6A4D          Jbs
2427 3E6A5A          Jbs
242A 2094            br
2436
2439
2440
2441      a_rise: ld     last2_time,last1_time
2442      ld     last1_time,time
2443      sub     time,last2_time
2444      cmp     time,min_hsi
2445      jh     tst_statf
2446      ;set model-
2447      orb     ; Set P1.0 (in mode 1)
2448      ldb     ; Enable HSI 0 and 1
2449      tst_statf:
2450      Jbs     last_stat,6,going_fwd
2451      Jbs     last_stat,4,going_rev
2452      Jbs     last_stat,2,change_dir
2453      cmpb   last_stat,zero
2454      je     first_time
2455      br     no_int1
2456
2457      a_fall: ld     last2_time,last1_time
2458      ld     last1_time,time
2459      sub     time,last2_time
2460      cmp     time,min_hsi
2461      jh     tst_statf
2462      ;set model-
2463      orb     ; Set P1.0 (in mode 1)
2464      ldb     ; Enable HSI 0 and 1
2465      $EJECT
2466      tst_statf:
2467      Jbs     last_stat,4,going_fwd
2468      Jbs     last_stat,6,going_rev
2469      Jbs     last_stat,0,change_dir
2470      cmpb   last_stat,zero
2471      je     first_time
2472      br     no_int
2473
2474      b_rise: Jbs   last_stat,0,going_fwd
2475      Jbs     last_stat,2,going_rev
2476      Jbs     last_stat,6,change_dir
2477      cmpb   last_stat,zero
2478      je     first_time
2479      br     no_int
2480
2481      b_fall: Jbs   last_stat,2,going_fwd
2482      Jbs     last_stat,0,going_rev
2483      Jbs     last_stat,4,change_dir
2484      cmpb   last_stat,zero
2485      je     first_time in mode0
    
```

270061--A5

2492 2037		br	no_int	
486				
487		first_time:	hsi_s0.last_stat	
488	2494 C46B6A	stb	done_chk	; add delta position
489	2497 2072	br		
491				
492		change_dir:	direct	
493	2499 1268	notb	direct,0,going_rev	
494	2499 306B0F	jbc		
495				
496		going_fwd:	PORT2,#01000000B	; set P2.6
497	249E 914010	orb	direct,#01	; direction = forward
498	24A1 B10168	ldb	position,#01	
499		add	position+2,zero	
500	24A4 65010030	addc	st_stat	
501	24AB A40032	br		
502	24AD 200D			
503		going_rev:	PORT2,#10111111B	; clear P2.6
504	24AD 718F10	andb	direct,#00	; direction = reverse
505	2480 B10068	ldb	position,#01	
506	24B3 67010030	sub	position+2,zero	
507	24B7 A80032	subc		
508				
509		st_stat:	hsi_s0.last_stat	
510	24BA C46B6A	stb		
511	24BD	load_last:	tmr2_old,timer_2	
512	248D A02B2C	ld	ios1_bak,#01111111B	; clr bit 7
513	24C0 717F6D	andb	ios1_bak,ios1	
514	24C3 90166D	orb	ios1_bak,7,no_int	
515	24C6 376D02	jbc	get_values	
516	24C9 2746	br		
517			port1,#10111111B	; Clear P1.6
518	24CB 71BFOF	andb		
519	24CE F3	popf		
520	24CF FO	ret		; end of hsi_data_interrupt routine
521				; Routine for mode 1 follows and then returns to "load_last"
522		\$EJECT		
523				
524		In_mode_1:		; mode 1 HSI routine
525				
526			tmp1,hsi_s0,#01010000B	
527	24D0 51506A5C	andb	no_cnt	; Procedure which sets mode 1 also
528	24D4 D7EA	jne		; sets times to pass the tests
529	24D6	cmp_time:		
530			last2_time,last1_time	
531	24D6 A05658	ld	last1_time,time	
532	24D9 A04056	ld		
533			tmp1,time,last2_time	
534	24DC 485B405C	sub	tmp1,min_hsi1	
535	24E0 88B45C	cmp		

270061-A6

24E3 D914	536		check_max_time		
24E5	537	Jh			
24E5 91020F	538	set_mode_2:	Port1,#00000010B		; Set P1.1 (in mode 2)
24E8 B10015	539	orb	IOCO,#00000000B		; Disable all HSI
24EB A00400	540	ldb	zero,hsi_time		; empty the hsi fifo
24EE 717F6D	541	ld	ios1_bak,#01111111B		; clear bit 7
24F1 90166D	542	andb	ios1_bak,ios1		
24F4 3F6DF4	543	orb	ios1_bak,ios1		
24F7 2012	544	jsb	ios1_bak,7,mt_hsi		; If hsi is triggered then clear hsi
	545	br	done_chk		
24F9	546				
24F9 4858405C	547	check_max_time:	tmp1,time,last2_time		
24FD 88665C	548	sub	tmp1,max_hsil		; max_hsi = addition to min_hsi for
	549	cmp	done_chk		; total time
2500 D109	551	Jnh			
	552				
2502	553	set_mode_0:	Port1,#1111100B		; clear P1.0,1 set mode 00
2502 71FC0F	554	andb	IOCO,#01010101B		; Enable all HSI
2505 B15515	555	ldb	last_stat,zero		
2508 B0006B	556	ldb			
	557				
2508	558	done_chk:	delta_p,timer_2,tmr2_old		; get timer2 countidifference
2508 482C283C	559	sub	direct,0,add_rev		
250F 306808	560	jbc			
2512	561	add_fud:	position,delta_p		
2512 643C30	562	add	position+2,zero		
2515 A40032	563	addc	load_last		
2518 27A3	564	br			
251A	565	add_rev:	position,delta_p		
251A 683C30	566	sub	position+2,zero		
251D A80032	567	subc	load_last		
2520 279B	568	br			
	569				
	570	\$reject			
	571				
	572				
	573		SOFTWARE_TIMER_ROUTINE_1		
	574				
2600	575	CSEC AT 2600H			
	576				
2600	577	swt1_expired:			
	578				
2600 F2	579	pushf	port1,#10000000B		; set port1.7
2601 91800F	580	orb			
2604 B10D0B	581	ldb	int_mask,#00001101B		; enable HSI, Tcvf, HSO
2607 B13906	582	ldb	HSO_COMMAND,#3FH		
260A 447E0A04	583	add	HSO_TIME,TIMER1,swt1_dly		
	584				
	585				

260E A0464A	586	ld	time_err+2,des_time+2	, Calculate time & position error
2611 A0363A	587	ld	pos_err+2,des_pos+2	
2614 4B404448	588	sub	time_err,des_time,time	; values are set
261B 4B424A	589	subc	time_err+2,time+2	
261B 4B30343B	590	sub	pos_err,des_pos,position	
261F 4B323A	591	subc	pos_err+2,position+2	
2622 FB	592	EI		
2622 FB	594			
2623 4B484C52	595	sub	time_delta,last_time_err,time_err	
2627 A0484C	596	ld	last_time_err,time_err	
262A 4B384E50	597	sub	pos_delta,last_pos_err,pos_err	
262E A0384E	598	ld	last_pos_err,pos_err	
601	600			
602	601			
603	602	;;;;	Time_err = Desired time to finish - current time	
604	603	;;;;	Pos_err = Desired position to finish - current position	
605	604	;;;;	Pos_delta = Last position error - Current position error	
606	605	;;;;	Time_delta = Last time error - Current time error	
607	606	;;;;	note that errors should get smaller so deltas will be	
608	607	;;;;	positive for forward motion (time is always forward)	
609	608			
2631 8B003A	609	chk_dir:		
2634 D60D	610	cmp	pos_err+2,zero	
	611	jge	go_forward	
2636 033B	612			
2638 B10069	613	go_backward:		
263B 89FFF3A	614	neg	pos_err	; Pos_err = ABS VAL (pos_err)
263F D70A	615	ldb	pwm_dir,#00h	
2641 200D	616	cmp	pos_err+2,#0ffffh	
	617	jne	ld_max	
	618	br	chk_brk	
	619			
2643 B10169	620	go_forward:		
2646 8B003A	621	ldb	pwm_dir,#01h	
2649 DF05	622	cmp	pos_err+2,zero	
	623	je	chk_brk	
	624	\$EJECT		
	625			
264B B0706C	626	ld_max:	pwm_pwm,max_pwm	
264E 2031	627	br	chk_sanity	
	628			
	629			
2650 8B7A3B	630	Chk_brk:	Position_Error now = ABS(pos_err)	
2653 D11E	631	cmp	pos_err,pos_pnt	
2655 8B783B	632	jnh	hold_position	; position_error<position_control_point
	633	cmp	pos_err,brk_pnt	

270061-A8



265B D9F1	634	ld_max	;	position_error > brake_point
265A B80050	635	braking:	cmp	
265D D402	637	chk_delta	neg	
265F 0350	639	chk_delta:	cmp	velocity = pos_delta/sample_time
2661 B87650	641	hold_position	jmp	if ABS(velocity) < vel_pnt
2664 D10D	642	brake:	ldb	
2666 B0726C	644	tmp_direct	;	If braking apply power in opposite
2669 B06824	645	notb	;	direction of current motion
266C 1224	646	ldb	br	
266E B02469	647	Hold_position:	cmp	
2671 2030	648	calc_out	;	if position error < 2 then turn off power
2673 8902003B	651	boost	add	
2677 D906	653	BR	BR	
2679 0126	654	calc_out:	mulub	
267B 015A	655	mulu	;	Tmp = pos_err * max_hold
267D 201F	656	tmp	no_bst	
267F 5DF7424	658	boost	add	
2683 6C3B24	660	ck_max	br	
2686 880050	661	no_bst:	clr	
2689 D709	662	ck_max:	cmp	
268B 6504005A	663	maxed:	ld	
268F 645A26	664	output:	ldb	
2692 2002	665	chk_sanity:	;	
2694 015A	666	;	;	
2696 887426	667	\$EJECT	;	
2699 D103	668	id_pwr:	ldb	
269B A07426	669	notb	;	
269E B0266C	670	;	;	
26A1 2000	674	;	;	
26A3 B06C64	678	;	;	
26A6 1264	681	;	;	
26AB 38690A	682	;	;	
	683	;	;	

26AB FA	684	p2bkwd:	DI				
26AC 717F10	685		andb		port2,#01111111B		; clear P2.7
26AF B06417	686		ldb		pwm_control, rpw		
26B2 FB	687		EI				
26B3 200B	688		br				
26B5 FA	689	p2fwd:	DI				
26B6 918010	690		orb		port2,#10000000B		; set P2.7
26B9 B06417	691		ldb		pwm_control, rpw		
26BC FB	692		EI				
	693						
26BD	694	purset:	cmp		time_err+2, zero		; do pos_table when err is negative
26BD 88004A	695		jgt		end_p		
26C0 D225	696		br				
	697		;;				
	698						
26C2 89202962	699		cmp		nxt_pos, #(32+pos_table)		; Jump if lower
26C6 DE06	700		jlt		get_vals		
26C8 A1002962	701		ld		nxt_pos, #pos_table		
26CC 0142	702		clr		time+2		
26CE	703	get_vals:					
	704		ld		des_pos, [nxt_pos]+		
26CE A26334	705		ld		des_pos+2, [nxt_pos]+		
26D1 A26336	706		ld		des_time+2, [nxt_pos]+		
26D4 A26346	707		ld		max_pwr, [nxt_pos]+		
26D7 A26370	708		ld		max_brk, max_dwr		
26DA A07072	709		ld				
26DD 646034	710		.add		des_pos, offset		
26E0 A40036	711		addc		des_pos+2, zero		
26E3 4B30344E	712		sub		last_pos_err, des_pos, position		
	713						
26E7 717F0F	714	end_p:	andb		port1,#01111111B		; clear P1.7
	715						
26EA F3	716		popf				
26EB F0	717		ret				
	718						
	719	*EJECT					
	720						
	721						
	722						
	723						
	724						
	725						
	726						
	727						
2800							
		CSEC at 2800H					
2800		MAIN_PROG:					
2800 90166D	728		orb		iosi_bak, ios1		
2803 366D09	729		jbc		iosi_bak, 6, control		
2806 718F6D	730		andb		iosi_bak, #10111111B		; clear ios1_bak.6
2809 95100F	731		xorb		Port1, #00010000B		; Compl Bit P1.4
280C EFF5FB	732		call		HSI_DATA_INT		; prevent lockup
	733						

```

280F          734      control:      orb          int_mask,#00101101B      ; enable hsi, hso, swt, tov f interrupts
280F          735      nop
2812          736      nop
2813          737      nop
2814          738      nop
2815          739      djnz         main_dly,$
2818          740      nop
2819          741      xorb         port1,#00001000B      ; compliment p1.3
281C          742      BR
281C          743      MAIN_PROG
281C          744
2900          745      CSEG AT 2900H
2900          746
2900          747      pos_table:
2900          748      dcl          00000000H      ; position 0
2904          749      dcw         0020H, 0080H      ; next time, power
2908          750      dcl          0000c000H      ; position 1
290C          751      dcw         0040H, 0040H      ; next time, power
2910          752      dcl          00000000H      ; position 2
2914          753      dcw         0050H, 00c0H      ; next time, power
2918          754      dcl          0FFFF8000H      ; position 3
291C          755      dcw         0080H, 0080H      ; next time, power
2920          756
2920          757      dcl          00000800H      ; position 4
2924          758      dcw         005BH, 0080H      ; next time, power
2928          759      dcl          00003000H      ; position 5
292C          760      dcw         0070H, 00FFH      ; next time, power
2930          761      dcl          00000000H      ; position 6
2934          762      dcw         0090H, 00F0H      ; next time, power
2938          763      dcl          00000000H      ; position 7
293C          764      dcw         0091H, 00F0H      ; next time, power
293C          765
293C          766
2940          767      END
2940          768
ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

```

270061-B1



INTEL CORPORATION, 2200 Mission College Blvd., Santa Clara, CA 95052; Tel. (408) 765-8080

INTEL CORPORATION (U.K.) Ltd., Swindon, United Kingdom; Tel. (0793) 696 000

INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511

