# Using the 8273 SDLC/HDLC Protocol Controller

## Contents

INTRODUCTION

SDLC/HDLC OVERVIEW

**BASIC 8273 OPERATION** 

#### HARDWARE ASPECTS OF THE 8273

CPU Interface
Modem Interface

### SOFTWARE ASPECTS OF THE 8273

Command Phase Software Execution Phase Software Result Phase Software

#### 8273 COMMAND DESCRIPTION

Initialization/Configuration Commands Operating Mode Register Serial I/O Mode Register Data Transfer Mode Register One Bit Delay Register Receive Commands General Receive Selective Receive Selective Loop Receive Receive Disable Transmit Commands Transmit Frame Loop Transmit Transmit Transparent Abort Commands Reset Commands Modem Control Commands

HDLC CONSIDERATIONS
LOOP CONFIGURATIONS
APPLICATION EXAMPLE
CONCLUSION
APPENDIX A

6-145 231311-001

#### INTRODUCTION

The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data Link Control) protocols. In addition to the usual features such as full duplex operation, automatic Frame Check Sequence generation and checking, automatic zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers; the 8273 features a frame level command structure, a digital phase locked loop, SDLC loop operation, and diagnostics.

Thé frame level command structure is made possible by the 8273's unique internal dual processor architecture. A high-speed bit processor handles the serial data manipulations and character recognition. A byte processor implements the frame level commands. These dual processors allow the 8273 to control the necessary byte-by-byte operation of the data channel with a minimum of CPU (Central Processing Unit) intervention. For the user this means the CPU has time to take on additional tasks. The digital phase locked loop (DPLL) provides a means of clock recovery from the received data stream on-chip. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and flexible. Diagnostics in the form of both data and clock loopback are available to simplify board debug and link testing. The 8273 is a dedicated function peripheral in the MCS-80/85 Microcomputer family and as such, it interfaces to the 8080/8085 system with a minimum of external hardware.

This application note explains the 8273 as a component and shows its use in a generalized loop configuration and a typical 8085 system. The 8085 system was used to verify the SDLC operation of the 8273 on an actual IBM SDLC data communications link.

The first section of this application note presents an overview of the SDLC/HDLC protocols. It is fairly tutorial in nature and may be skipped by the more knowledgeable reader. The second section describes the 8273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, including command examples, are discussed in the third section. The fourth and fifth sections discuss a loop SDLC configuration and the 8085 system respectively.

### SDLC/HDLC OVERVIEW

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope — addressed, stamped, and containing an s.a.s.e. — in which information is transferred from location to location on a data communications link. (Please note that while SDLC is discussed specifically, all comments also apply to HDLC except where noted.) The link may be either point-to-point or multi-point, with the point-to-point configuration being either switched or nonswitched. The information flow may use either full or half duplex exchanges. With this many configurations supported, it is difficult to find a synchronous data communications application where SDLC would not be appropriate.

Aside from supporting a large number of configurations, SDLC offers the potential of a 2x increase in throughput over the presently most prevalent protocol: Bi-Sync. This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred information. The performance increase due to full duplex operation is fairly obvious since, in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (twoway alternate) communication. The increase from implied acknowledgement arises from the fact that a station using SDLC may acknowledge previously received information while transmitting different information. Up to 7 messages may be outstanding before an acknowledgement is required. These messages may be acknowledged as a block rather than singly. In Bi-Sync, acknowledgements are unique messages that may not be included with messages containing information and each information message requires a separate acknowledgement. Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a 2x increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utilization.

Getting down to the more salient characteristics of SDLC; the basic unit of information on an SDLC link is that of the frame. The frame format is shown in Figure 1. Five fields comprise each frame: flag, address, control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all other fields are positionally related to one of the two flags. All frames start with an opening flag and end with a closing flag. Flags are used for frame synchronization. They also may serve as time-fill characters between frames. (There are no intraframe time-fill characters in SDLC as there are in Bi-Sync.) The opening flag serves as a reference point for the address (A) and control (C) fields. The frame check sequence (FCS) is referenced from the closing flag. All flags have the binary configuration 011111110 (7EH).

SDLC is a bit-oriented protocol, that is, the receiving station must be able to recognize a flag (or any other special character) at any time, not just on an 8-bit boundary. This, of course, implies that a frame may be N-bits in length. (The vast majority of applications tend to use frames which are multiples of 8 bits long, however.)

OPENING FLAG	ADDRESS FIELD (A)	CONTROL FIELD (C)	INFORMATION FIELD ()	FRAME CHECK SEQUENCE (FCS)	CLOSING FLAG
01111110	8 BITS	8 BITS	ANY LENGTH 9 TO N BITS	16 SITS	01111110

Figure 1. SDLC Frame Format

The fact that the flag has a unique binary pattern would seem to limit the contents of the frame since a flag pattern might inadvertently occur within the frame. This would cause the receiver to think the closing flag was received, invalidating the frame. SDLC handles this situation through a technique called zero bit insertion. This techniques specifies that within a frame a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1s. Thus, no pattern of 011111110 is ever transmitted by chance. On the receiving end, after the opening flag is detected, the receiver removes any 0 following 5 consecutive 1s. The inserted and deleted 0s are not counted for error determination.

Before discussing the address field, an explanation of the roles of an SDLC station is in order. SDLC specifies two types of stations: primary and secondary. The primary is the control station for the data link and thus has responsibility of the overall network. There is only one predetermined primary station, all other stations on the link assume the secondary station role. In general, a secondary station speaks only when spoken to. In other words, the primary polls the secondaries for responses. In order to specify a specific secondary, each secondary is assigned a unique 8-bit address. It is this address that is used in the frame's address field.

When the primary transmits a frame to a specific secondary, the address field contains the secondary's address. When responding, the secondary uses its own address in the address field. The primary is never identified. This ensures that the primary knows which of many secondaries is responding since the primary may have many messages outstanding at various secondary stations. In addition to the specific secondary address, an address common to all secondaries may be used for various purposes. (An all 1s address field is usually used for this "All Parties" address.) Even though the primary may use this common address, the secondaries are expected to respond with their unique address. The address field is always the first 8 bits following the opening flag.

The 8 bits following the address field form the control field. The control field embodies the link-level control of SDLC. A detailed explanation of the commands and responses contained in this field is beyond the scope of this application note. Suffice it to say that it is in the control field that the implied acknowledgement is carried out through the use of frame sequence numbers. None of the currently available SDLC single chip controllers utilize the control field. They simply pass it to the processor for analysis. Readers wishing a more detailed explanation of the control field, or of SDLC in general, should consult the IBM documents referenced on the front page overleaf.

In some types of frames, an information field follows the control field. Frames used strictly for link management may or may not contain one. When an information field is used, it is unrestricted in both content and length. This code transparency is made possible because of the zero bit insertion mentioned earlier and the bit-oriented nature of SDLC. Even main memory core dumps may be transmitted because of this capability. This feature is unique to bit-oriented protocols. Like the

control field, the information field is not interpreted by the SDLC device; it is merely transferred to and from memory to be operated on and interpreted by the processor.

The final field is the frame check sequence (FCS). The FCS is the 16 bits immediately preceding the closing flag. This 16-bit field is used for error detection through a Cyclic Redundancy Checkword (CRC). The 16-bit transmitted CRC is the complement of the remainder obtained when the A, C, and I fields are "divided" by a generating polynomial. The receiver accumulates the A. C, and I fields and also the FCS into its internal CRC register. At the closing flag, this register contains one particular number for an error-free reception. If this number is not obtained, the frame was received in error and should be discarded. Discarding the frame causes the station to not update its frame sequence numbering. This results in a retransmission after the station sends an acknowledgement from previous frames. [Unlike all other fields, the FCS is transmitted MSB (Most Significant Bit) first. The A, C, and I fields are transmitted LSB (Least Significant Bit) first.] The details of how the FCS is generated and checked is beyond the scope of this application note and since all single component SDLC controllers handle this function automatically, it is usually sufficient to know only that an error has or has not occurred. The IBM documents contain more detailed information for those readers desiring it.

The closing flag terminates the frame. When the closing flag is received, the receiver knows that the preceding 16 bits constitute the FCS and that any bits between the control field and the FCS constitute the information field.

SDLC does not support an interframe time-fill character such as the SYN character in Bi-Sync. If an unusual condition occurs while transmitting, such as data is not available in time from memory or CTS (Clear-to-Send) is lost from the modern, the transmitter aborts the frame by sending an Abort character to notify the receiver to invalidate the frame. The Abort character consists of eight contiguous 1s sent without zero bit insertion. Intraframe time-fill consists of either flags, Abort characters, or any combination of the two.

While the Abort character protects the receiver from transmitted errors, errors introduced by the transmission medium are discovered at the receiver through the FCS check and a check for invalid frames. Invalid frames are those which are not bounded by flags or are too short, that is, less than 32 bits between flags. All invalid frames are ignored by the receiver.

Although SDLC is a synchronous protocol, it provides an optional feature that allows its use on basically asynchronous data links — NRZI (Non-Return-to-Zero-Inverted) coding. NRZI coding specifies that the signal condition does not change for transmitting a binary 1, while a binary 0 causes a change of state. Figure 2 illustrates NRZI coding compared to the normal NRZ. NRZI coding guarantees that an active line will have a transition at least every 5-bit times; long strings of zeroes cause a transition every bit time, while long strings of 1s are broken up by zero bit insertion. Since asynchronous

6-147 . 231311-001

operation requires that the receiver sampling clock be derived from the received data, NRZI encoding plus zero bit insertion make the design of clock recovery circuitry easier.

All of the previous discussion has applied to SDLC on either point-to-point or multi-point data networks, SDLC (but not HDLC) also includes specification for a loop configuration. Figure 3 compares these three configurations. IBM uses this loop configuration in its 3650 Retail Store System. It consists of a single loop controller station with one or more down-loop secondary stations. Communications on a loop rely on the secondary stations repeating a received message down loop with a delay of one bit time. The reason for the one bit delay will be evident shortly.





Figure 2. NRZI vs NRZ Encoding

Loop operation defines a new special character: the EOP (End-of-Poll) character which consists of a 0 followed by 7 contiguous, non-zero bit inserted, ones. After the loop controller transmits a message, it idles the line (sends all 1s). The final zero of the closing flag plus the first 7 1s of the idle form an EOP character. While repeating, the secondaries monitor their incoming line for an EOP character. When an EOP is detected, the secondary checks to see if it has a message to transmit. If it does, it changes the seventh 1 to a 0 (the one bit delay allows time for this) and repeats the modified EOP (now alias flag). After this flag is transmitted, the secondary terminates its repeater function and inserts its message (with multiple preceding flags if necessary). After the closing flag, the secondary resumes its one bit delay repeater function. Notice that the final zero of the secondary's closing flag plus the repeated 1s from the controller form an EOP for the next down-loop secondary, allowing it to insert a message if it desires.

One might wonder if the secondary missed any messages from the controller while it was inserting its own message. It does not. Loop operation is basically half-duplex. The controller waits until it receives an EOP before it transmits its next message. The controller's reception of the EOP signifies that the original message has propagated around the loop followed by any messages inserted by the secondaries. Notice that secondaries cannot communicate with one another directly, all secondary-to-secondary communication takes place by way of the controller.






Figure 3. Network Configurations

Loop protocol does not utilize the normal Abort character. Instead, an abort is accomplished by simply transmitting a flag character. Down loop, the receiver sees the abort as a frame which is either too short (if the abort occurred early in the frame) or one with an FCS error. Either results in a discarded frame. For more details on loop operation, please refer to the IBM documents referenced earlier.

Another protocol very similar to SDLC which the 8273 supports is HDLC (High-Level Data Link Control). There are only three basic differences between the two: HDLC offers extended address and control fields, and the HLDC Abort character is 7 contiguous 1s as opposed to SDLC's 8 contiguous 1s.

Extended addressing, beyond the 256 unique addresses possible with SDLC, is provided by using the address field's least significant bit as the extended address modifier. The receiver examines this bit to determine if the octet should be interpreted as the final address octet. As long as the bit is 0, the octet that contains it is considered an extended address. The first time the bit is a 1, the receiver interprets that octet as the final address octet. Thus the address field may be extended to any number of octets. Extended addressing is illustrated in Figure 4a.

A similar technique is used to extend the control field although the extension is limited to only one extra control octet. Figure 4b illustrates control field extension.

Those readers not yet asleep may have noticed the similarity between the SDLC loop EOP character (a 0 followed by 7 1s) and the HDLC Abort (7 1s). This possible incompatibility is neatly handled by the HDLC protocol not specifying a loop configuration.

This completes our brief discussion of the SDLC/HDLC protocols. Now let us turn to the 8273 in particular and discuss its hardware aspects through an explanation of the block diagram and generalized system schematics.




Figure 4a




Figure 4b

#### **BASIC 8273 OPERATION**

It will be helpful for the following discussions to have some idea of the basic operation of the 8273. Each operation, whether it is a frame transmission, reception or port read, etc., is comprised of three phases: the Command, Execution, and Result phases. Figure 5 shows the sequence of these phases. As an illustration of this sequence, let us look at the transmit operation.



Figure 5. 8273 Operational Phases

When the CPU decides it is time to transmit a frame, the Command phase is entered by the CPU issuing a Transmit Frame command to the 8273. It is not sufficient to just instruct the 8273 to transmit. The frame level command structure sometimes requires more information such as frame length and address and control field content. Once this additional information is supplied, the Command phase is complete and the Execution phase is entered. It is during the Execution phase that the actual operation, in this case a frame transmission, takes place. The 8273 transmits the opening flag, A and C fields, the specified number of I field bytes, inserts the FCS, and closes with the closing flag. Once the closing flag is transmitted, the 8273 leaves the Execution phase and begins the Result phase. During the Result phase the 8273 notifies the CPU of the outcome of the command by supplying interrupt results. In this case, the results would be either that the frame is complete or that some error condition causes the transmission to be aborted. Once the CPU reads all of the results (there is only one for the Transmit Frame command), the Result phase and consequently the operation, is complete. Now that we have a general feeling for the operation of the 8273, let us discuss the 8273 in detail.

#### HARDWARE ASPECTS OF THE 8273

The 8273 block diagram is shown in Figure 6. It consists of two major interfaces: the CPU module interface and the modern interface. Let's discuss each interface separately.




Figure 6. 8273 Block Diagram

#### CPU Interface

The CPU interface consists of four major blocks: Control/Read/Write logic (C/R/W), internal registers, data transfer logic, and data bus buffers.

The CPU module utilizes the C/R/W logic to issue commands to the 8273. Once the 8273 receives a command and executes it, it returns the results (good/bad completion) of the command by way of the C/R/W logic. The C/R/W logic is supported by seven registers which are addressed via the A<sub>0</sub>, A<sub>1</sub>, RD, and WR signals, in addition to CS. The A<sub>0</sub> and A<sub>1</sub> signals are generally derived from the two low order bits of the CPU module address bus while RD and WR are the normal I/O Read and Write signals found on the system control bus. Figure 7 shows the address of each register using the C/R/W logic. The function of each register is defined as follows:

ADDRESS INPUTS		CONTROL INPUTS		
A <sub>1</sub>	A <sub>0</sub>	CS.RD	CS - WR	
0	0	STATUS	COMMAND	
0	. 1	RESULT	PARAMETER	
1	0	TxI/R	TEST MODE	
1	1 '	RxI/R	-	

Figure 7. 8273 Register Selection

Command — 8273 operations are initiated by writing the appropriate command byte into this register.

Parameter — Many commands require more information than found in the command itself. This additional information is provided by way of the parameter register.

Immediate Result (Result) — The completion information (results) for commands which execute immediately are provided in this register.

Transmit Interrupt Result (TxI/R) — Results of transmit operations are passed to the CPU in this register.

Receiver Interrupt Result (RxI/R) — Receive operation results are passed to the CPU via this register.

Status — The general status of the 8273 is provided in this register. The Status register supplies the handshaking necessary during various phases of the 8273 operation.

Test Mode — This register provides a software reset function for the 8273.

The commands, parameters, and bit definition of these registers are discussed in the following software section. Notice that there are not specific transmit or receive data registers. This feature is explained in the data transfer logic discussion.

The final elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). These lines notify the CPU module that either the transmitter or the receiver requires service; i.e., results should be read from the appropriate interrupt result register or a data transfer is required. The interrupt request remains active until all the associated interrupt results have been read or the data transfer is performed. Though using the interrupt lines relieves the CPU module of the task of polling the 8273 to check if service is needed, the state of each interrupt line is reflected by a bit in the Status register and non-interrupt driven operation is possible by examing the contents of these bits periodically.

The 8273 supports two independent data interfaces through the data transfer logic; receive data and transmit data. These interfaces are programmable for either DMA or non-DMA data transfers. While the choice of the configuration is up to the system designer, it is based on the intended maximum data rate of the communications channel. Figure 8 illustrates the transfer rate of data bytes that are acquired by the 8273 based on link data rate. Full-duplex data rates above 9600 baud usually require DMA. Slower speeds may or may not require DMA depending on the task load and interrupt response time of the processor.

Figure 9 shows the 8273 in a typical DMA environment. Notice that a separate DMA controller, in this case the Intel 8257, is required. The DMA controller supplies the timing and addresses for the data transfers while the 8273 manages the requesting of transfers and the actual counting of the data block lengths. In this case, elements of the data transfer interface are:

TxDRQ: Transmit DMA Request — Asserted by the 8273, this line requests a DMA transfer from memory to the 8273 for transmit.

TxDACK: Transmit DMA Acknowledge — Returned by the 8257 in response to TxDRQ, this line notifies the 8273 that a request has been granted, and provides access to the transmitter data register.

RxDRQ: Receiver DMA Request — Asserted by the 8273, it requests a DMA transfer from the 8273 to memory for a receive operation.

TxDACK: Receiver DMA Acknowledge — Returned by the 8257, it notifies the 8273 that a receive DMA cycle has been granted, and provides access to the receiver data register.

.RD: Read — Supplied by the 8257 to indicate data is to be read from the 8273 and placed in memory.

WR: Write — Supplied by the 8257 to indicate data is to be written to the 8273 from memory.

To request a DMA transfer the 8273 raises the appropriate DMA request line; let us assume it is a transmitter request (TxDRQ). Once the 8257 obtains control of the system bus by way of its HOLD and HLDA (hold acknowledge) lines, it notifies the 8273 that TxDRQ has been granted by returning TxDACK and WR. The TxDACK and WR signals transfer data to the 8273 for a transmit, independent of the 8273 chip select pin (CS). A similar sequence of events occurs for receiver requests. This "hard select" of data into the transmitter or out of

the receiver alleviates the need for the normal transmit and receive data registers addressed by a combination of address lines, CS, and WR or RD. Competitive devices that do not have this "hard select" feature require the use of an external multiplexer to supply the correct inputs for register selection during DMA. (Do not forget that the SDLC controller sees both the addresses and control signals supplied by the DMA controller during DMA cycles.) Let us look at typical frame transmit and frame receive sequences to better see how the 8273 truly manages the DMA data transfer.

Before a frame can be transmitted, the DMA controller is supplied, by the CPU, the starting address for the desired information field. The 8273 is then commanded to transmit a frame. (Just how this is done is covered later during our software discussion.) After the command, but before transmission begins, the 8273 needs a little more information (parameters). Four parameters are required for the transmit frame command: the address field byte, the control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the 8273 makes RTS (Request-to-Send) active and waits for CTS (Clear-to-Send) to go active. Once CTS is active, the 8273 starts the frame transmission. While the 8273 is transmitting the opening flag, address field, and control field; it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point the requests stop, the FCS and closing flag are transmitted, and the TxINT line is raised, signaling the CPU that the frame transmission is complete. Notice that after the initial command and parameter loading, absolutely no CPU intervention was required (since DMA is used for data transfers) until the entire frame was transmitted. Now let's look at a frame reception.




Figure 8. Byte Transfer Rate vs Baud Rate




Figure 9. DMA, Interrupt-Driven System

The receiver operation is very similar. Like the initial transmit sequence, the DMA controller is loaded with a starting address for a receiver data buffer and the 8273 is commanded to receive. Unlike the transmitter, there are two different receive commands: General Receive, where all received frames are transferred to memory, and Selective Receive, where only frames having an address field matching one of two preprogrammed 8273 address fields are transferred to memory. Let's assume for now that we want to general receive. After the receive command, two parameters are required before the receiver becomes active: the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the CPU may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the 8273 checks the FCS and raises its RxINT line. The CPU can then read the results which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the CPU would have been notified of that occurrence earlier with a receiver error interrupt. The command description section contains a complete list of error conditions.) Like the transmit example, after the initial command, the CPU is free for other tasks until a frame is completely received. These examples have illustrated the 8273's management of both the receiver and transmitter DMA channels.

It is possible to use the DMA data transfer interface in a non-DMA interrupt-driven environment. In this case, 4 interrupt levels are used; one each for TxINT and RxINT, and one each for TxDRQ and RxDRQ. This configuration is shown in Figure 10. This configuration offers the advantages that no DMA controller is required and data requests are still separated from result (completion) requests. The disadvantages of the configuration are that 4 interrupt levels are required and that the CPU must actually supply the data transfers. This, of course, reduces the maximum data rate compared to the configuration based strictly on DMA. This system could use an Intel 8259 8-level Priority Interrupt Controller to supply a vectored CALL (subroutine) address based on requests on its inputs. The 8273 transmitter and receiver make data requests by raising the respective DRQ line. The CPU is interrupted by the 8259 and vectored to a data transfer routine. This routine either writes (for transmit) or reads (for receive) the 8273 using the respective TxDACK or RxDACK line. As in the case above, the DACK lines serve as "hard" chip selects into and out of the 8273. (TxDACK + WR writes data into the 8273 for transmit. RxDACK + RD reads data from the 8273 for receive.) The CPU is notified of operation completion and results by way of TxINT and RxINT lines. Using the 8273, and the 8259, in this way, provides a very effective, yet simple, interrupt-driven interface.

Figure 11 illustrates a system very similar to that described above. This system utilizes the 8273 in a non-DMA data transfer mode as opposed to the two DMA approaches shown in Figures 9 and 10. In the non-DMA case, data transfer requests are made on the TxINT and RxINT lines. The DRQ lines are not used. Data transfer requests are separated from result requests by a bit in

the Status register. Thus, in response to an interrupt, the CPU reads the Status register and branches to either a result or a data transfer routine based on the status of one bit. As before, data transfers are made via using the DACK lines as chip selects to the transmitter and receiver data registers.




Figure 10. Interrupt-Based DMA System




Figure 11. Non-DMA Interrupt-Driven System

Figure 12 illustrates the simplest system of all. This system utilizes polling for all data transfers and results. Since the interrupt pins are reflected in bits in the Status register, the software can read the Status register periodically looking for one of these to be set. If it finds an INT bit set, the appropriate Result Available bit is examined to determine if the "interrupt" is a data transfer or completion result. If a data transfer is called for, the DACK line is used to enter or read the data from the 8273. If the interrupt is a completion result, the appropriate result register is read to determine the good/bad completion of the operation.

The actual selection of either DMA or non-DMA modes is controlled by a command issued during initialization. This command is covered in detail during the software discussion.

The final block of the CPU module interface is the Data Bus Buffer. This block supplies the tri-state, bidirectional data bus interface to allow communication to and from the 8273.

#### Modem Interface

As the name implies, the modem interface is the modem side of the 8273. It consists of two major blocks: the modem control block and the serial data timing block.

The modem control block provides both dedicated and user-defined modem control functions. All signals supported by this interface are active low so that EIA inverting drivers (MC1488) and inverting receivers (MC1489) may be used to interface to standard modems.

Port A is a modem control input port. Its representation on the data bus is shown in Figure 13. Bits D<sub>0</sub> and D<sub>1</sub> have dedicated functions. D<sub>0</sub> reflects the logical state of the CTS (Clear-to-Send) pin. [If CTS is active (low), D<sub>0</sub> is a 1.] This signal is used to condition the start of a transmission. The 8273 waits until CTS is active before it starts transmitting a frame. While transmitting, if CTS goes inactive, the frame is aborted and the CPU is interrupted. When the CPU reads the interrupt result, a CTS failure is indicated.

D<sub>1</sub> reflects the logical state of the  $\overline{CD}$  (Carrier Detect) pin.  $\overline{CD}$  is used to condition the start of a frame reception.  $\overline{CD}$  must be active in time for a frame's address field. If  $\overline{CD}$  is lost (goes inactive) while receiving a frame, an interrupt is generated with a  $\overline{CD}$  failure result.  $\overline{CD}$  may go inactive between frames.

Bits D<sub>2</sub> thru D<sub>4</sub> reflect the logical state of the PA<sub>2</sub> thru PA<sub>4</sub> pins respectively. These inputs are user defined. The 8273 does not interrogate or manipulate these bits. Bits D<sub>5</sub>, D<sub>6</sub>, and D<sub>7</sub> are not used and each is read as a 1 for a Read Port A command.

Port B is a modem control output port. Its data bus representation is shown in Figure 14. As in Port A, the bit values represent the logical condition of the pins. D<sub>0</sub> and D<sub>5</sub> are dedicated function outputs. D<sub>0</sub> represents the RTS (Request-to-Send) pin. RTS is normally used to notify the modem that the 8273 wishes to transmit. This function is handled automatically by the 8273. If RTS is inactive (pin is high) when the 8273 is commanded to transmit, the 8273 makes it active and then waits for CTS before transmitting the frame. One byte time after the end of the frame, the 8273 returns RTS to its inactive state. However, if RTS was active when a transmit command is issued, the 8273 leaves it active when the frame is complete.

Bit D<sub>5</sub> reflects the state of the Flag Detect pin. This pin is activated whenever an active receiver sees a flag character. This function is useful to activate a timer for line activity timeout purposes.

Bits D<sub>1</sub> thru D<sub>4</sub> provide four user-defined outputs. Pins PB<sub>1</sub> thru PB<sub>4</sub> reflect the logical state of these bits. The 8273 does not interrogate or manipulate these bits. D<sub>6</sub> and D<sub>7</sub> are not used. In addition to being able to output to Port B, Port B may be read using a Read Port B command. All Modern control output pins are forced high on

reset. (All commands mentioned in this section are covered in detail later.).

The final block to be covered is the serial data timing block. This block contains two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins, TxD (transmit data output) and RxD (receive data input), and the respective data clocks, TxC and RxC. The transmit and receive data is synchronized by the TxC and RxC clocks. Figure 15 shows the timing for these signals. The leading edge (negative transition) of TxC generates new transmit data and the trailing edge (positive transition) of RxC is used to capture the receive data.

It is possible to reconfigure this section under program control to perform diagnostic functions; both data and clock loopback are available. In data loopback mode, the TxD pin is internally routed to the RxD pin. This allows simple board checkout since the CPU can send an SDLC message to itself. (Note that transmitted data will still appear on the TxD pin.)




Figure 12. Polled System




Figure 13. Port A (Input) Bit Definition




Figure 14. Port B (Output) Bit Definition

When data loopback is utilized, the receiver may be presented incorrect sample timing (RxC) by the external circuitry. Clock loopback overcomes this problem by allowing the internal routing of TxC and RxC. Thus the same clock used to transmit the data is used to receive it. Examination of Figure 15 shows that this method ensures bit synchronism. The final element of the serial data logic is the Digital Phase Locked Loop.

The DPLL provides a means of clock recovery from the received data stream. This feature allows the 8273 to interface without external synchronizing logic to low cost asynchronous modems (modems which do not supply clocks). It also makes the problem of clock timing in loop configurations trivial.

To use the DPLL, a clock at 32 times the required baud rate must be supplied to the 32 x CLK pin. This clock provides the interval that the DPLL samples the received data. The DPLL uses the 32 x clock and the received data to generate a pulse at the DPLL output pin. This DPLL pulse is positioned at the nominal center of the received data bit cell. Thus the DPLL output may be wired to RxC and/or TxC to supply the data timing. The exact position of the pulse is varied depending on the line noise and bit distortion of the received data. The adjustment of the DPLL position is determined according to the rules outlined in Figure 16.

Adjustments to the sample phase of DPLL with respect to the received data is made in discrete increments. Referring to Figure 16, following the occurrence of DPLL pulse A, the DPLL counts 32 x CLK pulses and examines the received data for a data edge. Should no edge be detected in 32 pulses, the DPLL positions the next DPLL pulse (B) at 32 clock pulses from pulse A. Since no new phase information is contained in the data stream, the sample phase is assumed to be at nominal 1 x baud rate. Now assume a data edge occurs after

DPLL pulse B. The distance from B to the next pulse C is influenced according to which quadrant (A1, B1, B2, or A2) the data edge falls in. (Each quadrant represents 8 32 x CLK times.) For example, if the edge is detected in quadrant A<sub>1</sub>, it is apparent that pulse B was too close to the data edge and the time to the next pulse must be shortened. The adjustment for quadrant A<sub>1</sub> is specified as -2. Thus, the next DPLL pulse, pulse C, is positioned 32-2 or 30 32xCLK pulses following DPLL pulse B. This adjustment moves pulse C closer to the nominal bit center of the next received data cell. A data edge occurring in quadrant B2 would have caused the adjustment to be small, namely 32 + 1 or  $33 \overline{32} \times CL\overline{K}$ pulses. Using this technique, the DPLL pulse converges to the nominal bit center within 12 data transitions, worse case — 4-bit times adjusting through quadrant A<sub>1</sub> or A<sub>2</sub> and 8-bit times adjusting through B<sub>1</sub> or B<sub>2</sub>.





Figure 15. Transmit/Receive Timing



When the receive data stream goes idle after 15 ones, DPLL pulses are generated at 32 pulse intervals of the 32x CLK. This feature allows the DPLL pulses to be used as both transmitter and receiver clocks.

In order to guarantee sufficient transitions of the received data to enable the DPLL to lock, NRZI encoding of the data is recommended. This ensures that, within a frame, data transitions occur at least every five bit times — the longest sequence of 1s which may be transmitted with zero bit insertion. It is also recommended that frames following a line idle be transmitted with preframe sync characters which provide a minimum of 12 transitions. This ensures that the DPLL is generating DPLL pulses at the nominal bit centers in time for the opening flag. (Two 00H characters meet this requirement by supplying 16 transitions with NRZI encoding. The 8273 contains a mode which supplies such a preframe sync.)

Figure 17 illustrates 8273 clock configurations using either synchronous or asynchronous modems. Notice how the DPLL output is used for both TxC and RxC in the asynchronous case. This feature eliminates the need for external clock generation logic where low cost) asynchronous modems are used and also allows direct connection of 8273s for the ultimate in low cost data links. The configuration for loop, applications is discussed in a following section.

This completes our discussion of the hardware aspects of the 8273. Its software aspects are now discussed.

#### SOFTWARE ASPECTS OF THE 8273

The software aspects of the 8273 involve the communication of both commands from the CPU to the 8273 and the return of results of those commands from the 8273 to the CPU. Due to the internal processor architecture of the 8273, this CPU-8273 communication is basically a form of interprocessor communication. Such communication usually requires a form of protocol of its own. This protocol is implemented through use of handshaking supplied in the 8273 Status register. The bit definition of this register is shown in Figure 18.

CBSY: Command Busy — CBSY indicates when the 8273 is in the command phase. CBSY is set when the CPU writes a command into the Command register, starting the Command phase. It is reset when the last parameter is deposited in the Parameter register and accepted by the 8273, completing the Command phase.

CBF: Command Buffer Full — When set, this bit indicates that a byte is present in the Command register. This bit is normally not used.

CPBF: Command Parameter Buffer Full — This bit indicates that the Parameter register contains a parameter. It is set when the CPU deposits a parameter in the Parameter register. It is reset when the 8273 accepts the parameter.

CRBF: Command Result Buffer Full — This bit is set when the 8273 places a result from an immediate type command in the Result register. It is reset when the CPU reads the result from the Result register.

RxINT: Receiver Interrupt — The state of the RxINT pin is reflected by this bit. RxINT is set by the 8273 whenever the receiver needs servicing. RxINT is reset when the CPU reads the results or performs the data transfer.

TXINT: Transmitter Interrupt — This bit is identical to RxINT except action is initiated based on transmitter interrupt sources.




Figure 17. Serial Data Timing Configuration

RxIRA: Receiver Interrupt Result Available — RxIRA is set when the 8273 places an interrupt result byte into the RxI/R register. RxIRA is reset when the CPU reads the RxI/R register.

TxIRA: Transmitter Interrupt Result Available — TxIRA is the corresponding Result Available bit for the transmitter. It is set when the 8273 places an interrupt result byte in the TxI/R register and reset when the CPU reads the register.

The significance of each of these bits will be evident shortly. Since the software requirements of each 8273 phase are essentially independent, each phase is covered separately.




Figure 18. Status Register Format

#### Command Phase Software

Recalling the Command phase description in an earlier section, the CPU starts the Command phase by writing a command byte into the 8273 Command register. If further information about the command is required by the 8273, the CPU writes this information into the Parameter register. Figure 19 is a flowchart of the Command phase. Notice that the CBSY and CPBF bits of the Status register are used to handshake the command and parameter bytes. Also note that the chart shows that a command may not be issued if the Status register indicates the 8273 is busy (CBSY = 1). If a command is issued while CBSY = 1, the original command is overwritten and lost. (Remember that CBSY signifies the command phase is in progress and not the actual execution of the command.) The flowchart also includes a Parameter buffer full check. The CPU must wait until CPBF = 0 before writing a parameter to the Parameter register. If a parameter is issued while CPBF = 1, the previous parameter is overwritten and lost. An example of command output assembly language software is provided in Figure 20a. This software assumes that a command buffer exists in memory. The buffer is pointed at by the HL register. Figure 20b shows the command buffer structure.

The 8273 is a full duplex device, i.e., both the transmitter and receiver may be executing commands or passing interrupt results at any given time. (Separate Rx and Tx interrupt pins and result registers are provided for this reason.) However, there is only one Command register. Thus, the Command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a command

phase. A detailed description of the commands and their parameters is presented in a following section.




Figure 19. Command Phase Flowchart

```
; FUNCTION: COMMAND DISPATCHER
; INPUTS: HL - COMMAND BUFFER ADDRESS
; OUTPUTS: NONE
:CALLS: NONE
;DESTROYS: A,B,H,L,F/F'S
; DESCRIPTION: CMDOUT ISSUES THE COMMAND + PARAMETERS
; IN THE COMMAND BUFFER POINTED AT BY HE
CMDOUT: LXI
                H, CMDBUF; POINT HL AT BUFFER
                         :1ST ENTRY IS PAR. COUNT
        MOV
                в,к
                         POINT AT COMMAND BYTE
CMD1:
        IÑ.
                STAT73
                         #READ 8273 STATUS
        RLC
                 ROTATE CBSY INTO CARRY
        JC
                 CMD1
                         ; WAIT UNTIL CBSY=0
        MOV
                 A,M
                         ; MOVE COMMAND BYTE TO A
                        . ; PUT COMMAND IN COMMAND REG
        OUT
                 COMM7.3.
CMD2:
                         GET PARAMETER COUNT
        MOV
                A,B
        ANA
                         TEST IF ZERO
                 : IF @ THEN DONE
        RZ
                         ; NOT DONE, SO POINT AT NEXT PAR
        INX
        DCR
                         DEC PARAMETER COUNT
CMD3:
        ΙN
                 STAT73
                         :READ: 8273 STATUS
        ANI
                         :TEST CPBF BIT
                CPBF
        JN2
                CMD3
                         :WAIT UNTIL CPBF IS @
        NOV
                 A,M
                         GET PARAMETER FROM BUFFER
                         COUTPUT PAR TO PARAMETER REG
        OUT
                 PARM73
        JMP
                 CMD2
                         CHECK IF MORE PARAMETERS
```

Figure 20A. Command Phase Software




Figure 20B. Command Buffer Format

#### **Execution Phase Software**

During the Execution phase, the operation specified by the Command phase is performed. If the system utilizes DMA for data transfers, there is no CPU involvement during this phase, so no software is required. If non-DMA data transfers are used, either interrupts or polling is used to signal a data transfer request.

For interrupt-driven transfers the 8273 raises the appropriate INT pin. When responding to the interrupt, the CPU must determine whether it is a data transfer request or an interrupt signaling that an operation is complete and results are available. The CPU determines the cause by reading the Status register and interrogating the associated IRA (interrupt Result Available) bit (Tx-IRA for TxINT and RxIRA for RxINT). If the IRA = 0, the interrupt is a data transfer request. If the IRA = 1, an operation is complete and the associated Interrupt Result register must be read to determine the completion status (good/bad/etc.). A software interrupt handler implementing the above sequence is presented as part of the Result phase software.

When polling is used to determine when data transfers are required, the polling routine reads the Status register looking for one of the INT bits to be set. When a set INT bit is found, the corresponding IRA bit is examined. Like in the interrupt-driven case, if the IRA = 0, a data transfer is required. If IRA = 1, an operation is complete and the Interrupt Result register needs to be read. Again, example polling software is presented in the next section.

#### Result Phase Software

During the Result phase the 8273 notifies the CPU of the outcome of a command. The Result phase is initiated by either a successful completion of an operation or an error detected during execution. Some commands such as reading or writing the I/O ports provide immediate results, that is, there is essentially no delay from the issuing of the command and when the result is available. Other commands such as frame transmit, take time to complete so their result is not available immediately. Separate result registers are provided to distinguish these two types of commands and to avoid interrupt handling for simple results.

Immediate results are provided in the Result register. Validity of information in this register is indicated to the CPU by way of the CRBF bit in the Status register. When the CPU completes the Command phase of an immediate command, it polls the Status register waiting until CRBF = 1. When this occurs, the CPU may read the

Result register to obtain the immediate result. The Result register provides only the results from immediate commands.

Example software for handling immediate results is shown in Figure 21. The routine returns with the result in the accumulator. The CPU then uses the result as is appropriate.

All non-immediate commands deal with either the transmitter or receiver. Results from these commands are provided in the TxI/R (Transmit Interrupt Result) and RxI/R (Receive Interrupt Result) registers respectively. Results in these registers are conveyed to the CPU by the TxIRA and RxIRA bits of the Status register. Results of non-immediate commands consist of one byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplying additional information. The interrupt codes and the meaning of the additional results are covered following the detailed command description.

Non-immediate results are passed to the CPU in response to either interrupts or polling of the Status register. Figure 22 illustrates an interrupt-driven result handler. (Please note that all of the software presented in this application note is not optimized for either speed or code efficiency. They are provided as a guide and to illustrate concepts.) This handler provides for interruptdriven data transfers as was promised in the last section. Users employing DMA-based transfers do not need the lines where the IRA bit is tested for zero. (These lines are denoted by an asterisk in the comments column.) Note that the INT bit is used to determine when all results have been read. All results must be read. Otherwise, the INT bit (and pin) will remain high and further interrupts may be missed. These routines place the results in a result buffer pointed at by RCRBUF and TxRBUF.

A typical result handler for systems utilizing polling is shown in Figure 23. Data transfers are also handled by this routine. This routine utilizes the routines of Figure 22 to handle the results.

At this point, the reader should have a good conceptual feel about how the 8273 operates. It is now time for the particulars of each command to be discussed.

```
; FUNCTION: IMDRLT
; INPUTS: NONE
COUTPUTS: RESULT REGISTER IN A .
; CALLS: NONE
;DESTRUYS: A,F/F'S
DESCRIPTION: IMBRLT IS CALLED AFTER A CHOOUT FOR AN
; IMMEDIATE COMMAND TO READ THE RESULT REGISTER
                        :READ 8273 STATUS
INDALT: IN
                STAT73
        ANI
                CABE
                         TEST IF RESULT REG READY
                        ;WAIT IF CRBF-8
                IMCKLT
                        READ RESULT REGISTER
        ΙN
                RESL73
                ; RETURN
        h&T
```

Figure 21. Immediate Result Handler

```
; INPUTS: RCRBUF, RCVPNT
:CALLS: NONE
;OUTPUTS: RCRBUF, RCVPNT
:DESTROYS: NOTHING
DESCRIPTION: RXI IS ENTERED AT A RECEIVER INTERRUPT.
;THE INTERRUPT IS TESTED FOR DATA TRANSFER (IRA=0)
;OR RESULT (IRA=1). FOR DATA TRANSFER, THE DATA IS
; PLACED IN A SUFFER AT RCVPNT. RESULTS ARE PLACED IN
; A BUFFER AT RCRBUF.
; A PLAG(RXPLAG) IS SET IF THE INTERRUPT WAS A RESULT.
; (DATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*) AND
MAYBE ELIMINATED BY USERS USING DMA.
RXI:
                         JSAVE HL
        PUSH
        PUSH
                 PSW
                         ; SAVE PSW
                         ;SAVE B
        PUSH
                         ; (*) READ 8273 STATUS
                 STAT73
        ΙŃ
        ANI
                           (*) TEST IRA BIT
                 RXIRA
        JZ
                           (*) IF 0, DATA TRANSFER NEEDED
                 RXI2
RXI1:
                         GET RESULT BUFFER POINTER
        LHLD
                 RCRBUF
                         ; READ 8273 STATUS AGAIN
                 STAT73
        ĮΝ
                         TEST INT BIT
        ANI
                 RXINT
        JΖ
                 RXI4
                         ; IF 0, THEN DONE
        IN
                 STAT73
                         : READ 8277 STATUS AGAIN
        ANI
                 RXIRA
                         TEST IRA AGAIN
        JŻ
                 RXII
                         :LOOP UNTIL RESULT IS READY
                 RXIR73
                         ; READY, READ RXI/R
        IN
        MOV
                         STORE RESULT IN BUFFER
                 M,A
        INX
                         BUMP RESULT POINTER
                         RESTORE BUFFER POINTER
        SHLD
                 RCEBUP
                         GO BACK TO SEE IF NORE
        JMP
                 RXII
                         ; (*) GET DATA BUFFER POINTER
RXI2:
        SHLD
                 RCVPNT
                         ; (*) READ DATA VIA RXDACK
                 RCVDAT
        IN
        MOV
                 M,A
                           (*) STORE DATA IN BUFFER
        INX
                           (*) BUMP DATA POINTER
        JMP
                 RXI3
                         j. (*) DONE
RXI4:
        MVI
                         ;SET RX FLAG TO SHOW COMPLETION
                 A.016
                 RXPLAG
                         ; COMPLETION
        STA
RXI3:
                         ; RESTORE BC
        POP
                 в
        POP
                 PSW
                         ; RESTORE PSW
        POP
                         RESTORE HL
                 ; ENABLE INTERRUPTS
        \mathbf{E}\mathbf{I}
        RET
                 : DONE
:FUNCTION: TX1 - INTERRUPT DRIVEN RESULT/DATA HANDLER
INPUTS: TXRBUF, TXPNT, TXPLAG
OUTPUTS: TXRBUF, TXPNT, TXFLAG
; CALLS: NONE
; DESTROYS: NOTHING
; DESCRIPTION: TXI IS ENTERED AT A TRANSMITTER INTERRUPT.
THE INTERRUPT IS TESTED BY WAY OF THE IRA BIT TO SEE
IF A DATA TRANSFER OR RESULT COMPLETION HAS OCCURED.
FOR DATA TRANSFERS (IRA-0), THE DATA IS OBTAINED FROM
A BUFFER LOCATION POINTED AT BY TXPNT. FOR COMPLETION,
; (1RA=1), THE RESULTS ARE READ AND PLACED AT A RESULT
BUFFER POINTED AT BY TERBUF, AND THE TEFLAG IS SET
:TO INDICATE TO THE MAIN PROGRAM THAT A OPERATION IS
COMPLETE. TX OPERATIONS HAVE ONLY ONE RESULT.
LATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*). THESE
MAYBE REMOVED BY USERS USING DMA.
TXI:
        PUSH
                         :SAVE HL
        PUSH
                 PSW
                         ; SAVE PSW
                         ; (*) READ 8273 STATUS
                 STAT73
        IN
                               TEST TXIRA BIT
                 TXIRA
        ANI
        J2
                 TXI2
                           (*) IF 0, DATA TRANSFER
                 TXIR73
                         ; 1, THEN READ TXIR
                         GET RESULT BUFFER POINTER
        LHLD
                 TXRBUF
                         STORE RESULT IN BUFFER
        MOV
                 M.A
                         BUMP RESULT POINTER
        INX
                         RESTORE RESULT POINTER
                 TXRBUF
        SHLD
                 A,018
                         SET TXFLAG TO SHOW COMPLETION
        MVI
        STA
                 TXFLAG
                         SET FLAG
TXII:
        POP
                 PSW
                         ; RESTORE PSW
        POP
                          : RESTORE HL
                 ; ENABLE INTERRUPTS
        EΙ
                 ; DONE
        RET
TXI2:
        LHLD
                 TXPNT
                             *) GET DATA POINTER
                            (*) GET DATA FROM BUFFER
        MOV
                 TXDATA
                           (*) OUTPUT TO 8273 VIA TXDACK
        OUT
        INX

    BUMP DATA POINTER

                               RESTORE POINTER
                 TXPNT
        SHLD
                         ; (*) RETURN AFTER RESTORE
        JMP
                 TXII
```

; FUNCTION: RXI - INTERRUPT DRIVEN RESULT/DATA HANDLER

```
Figure 22. Interrupt-Driven Result Handlers 
with Non-DMA Data Transfers
```

```
: PUNCTION: POLOP
; INPUTS: NONE
;OUTPUTS: C=@ (NO STATUS), =1 (RX COMPLETION),
    =2 (TX COMPLETION), =3 (BOTH)
;CALLS: TXI, RXI
;DESTROYS: B,C
;DESCRIPTION: POLOP IS CALLED TO POLL THE 8273 FOR
DATA TRANSFERS AND COMPLETION RESULTS. THE
ROUTINES TXI AND RXI ARE USED FOR THE ACTUAL
TRANSFERS AND BUFFER WORK. POLOP RETURNS
THE STATUS OF THEIR ACTION.
POLOP:
        PUSH
                         ;SAVE PSW
        NVI
                 C,88H
                         ;CLEAR C
                         ; READ 8273 STATUS
POLOP1: IN
                 STAT73
        ANI
                 INT
                         ; ARE TXINT OR RXINT SET?
        J2
                 PEXIT
                         ;NO, EXIT
        IN
                 STAT73
                         ; READ 8273 STATUS
        ANI
                 RXINT
                         TEST RX INT
                         ;YES, GO SERVICE RX
        JNZ
                 RXIC
                         ; MUST BE TX, GO SERVICE IT
        CALL
                 TXI
        LDA
                 TXFLAG
                         GET TX FLAG
        CPI
                 01H
                         ; WAS IT A COMPLETION? (01)
                         ;NO, SO JUST EXIT
        JN2
                 PEXIT
                         ;YES, UPDATE C
        INR
                 С
        INR
        JMP
                 POLOP1
                         TRY AGAIN
RXIC:
        CALL
                 RXI
                         :GO SERVICE RX
        LDA
                 RXPLAG
                         GET RX FLAG
        CPI
                         ; WAS IT A COMPLETION? (01)
                 01H
                         :NO, SO JUST EXIT
        JN2
                 PEXIT
        INR
                         ;YES, UPDATE C
                 POLOP1
                         :TRY AGAIN
        JMP
PEXIT:
        POP
                 PSW
                         ; RESTORE PSW
                 ; RETURN WITH COMP. STATUS IN C
        RET
            Figure 23. Polling Result Handler
```

#### 8273 COMMAND DESCRIPTION

In this section, each command is discussed in detail. In order to shorten the notation, please refer to the command key in Table 1. The 8273 utilizes five different command types: Initialization/Configuration, Receive, Transmit, Reset, and Modem Control.

#### Initialization/Configuration Commands

The Initialization/Configuration commands manipulate registers internal to the 8273 that define the various operating modes. These commands either set or reset specified bits in the registers depending on the type of command. One parameter is required. Set commands perform a logical OR operation of the parameter (mask) and the internal register. This mask contains 1s where register bits are to be set. A 0 in the mask causes no change in the corresponding register bit. Reset commands perform a logical AND operation of the parameter (mask) and the internal register, i.e., the mask is 0 to reset a register bit and a 1 to cause no change. Before presenting the commands, the register bit definitions are discussed.

#### TABLE 1. COMMAND SUMMARY KEY

```
B<sub>0</sub>, B<sub>1</sub> — LSB AND MSB OF RECEIVE BUFFER LENGTH
R<sub>0</sub>, R<sub>1</sub> — LSB AND MSB OF RECEIVED FRAME LENGTH
L<sub>0</sub>, L<sub>1</sub> — LSB AND MSB OF TRANSMIT FRAME LENGTH
A<sub>1</sub>, A<sub>2</sub> — MATCH ADDRESSES FOR SELECTIVE RECEIVE
RIC — RECEIVER INTERRUPT RESULT CODE
TIC — TRANSMITTER INTERRUPT RESULT CODE
A — ADDRESS FIELD OF RECEIVED FRAME
C — CONTROL FIELD OF RECEIVED FRAME
```

### Operating Mode Register (Figure 24)

- D<sub>7</sub>-D<sub>6</sub>: Not Used These bits must not be manipulated by any command; i.e., D<sub>7</sub>-D<sub>6</sub> must be 0 for the Set command and 1 for the Reset command.
- D<sub>5</sub>: HDLC Abort When this bit is set, the 8273 will interrupt when 7 1s (HDLC Abort) are received by an active receiver. When reset, an SDLC Abort (8 1s) will cause an interrupt.
- D<sub>4</sub>: EOP Interrupt Reception of an EOP character (0 followed by 7 1s) will cause the 8273 to interrupt the CPU when this bit is set. Loop controller stations use this mode as a signal that a polling frame has completed the loop. No EOP interrupt is generated when this bit is reset.
- Early Tx Interrupt This bit specifies when the  $D_3$ : transmitter should generate an end of frame interrupt. If this bit is set, an interrupt is generated when the last data character has been passed to the 8273. If the user software issues another transmit command within two byte times, the final flag interrupt does not occur and the new frame is transmitted with only one flag of separation. If this restriction is not met, more than one flag will separate the frames and a frame complete interrupt is generated after the closing flag. If the bit is reset, only the frame complete interrupt occurs. This bit, when set, allows a single flag to separate consecutive frames.
- D<sub>2</sub>: Buffered Address and Control When set, the address and control fields of received frames are buffered in the 8273 and passed to the CPU as results after a received frame interrupt (they are not transferred to memory with the information field). On transmit, the A and C fields are passed to the 8273 as parameters. This mode simplifies buffer management. When this bit is reset, the A and C fields are passed to and from memory as the first two data transfers.
- D<sub>1</sub>: Preframe Sync When set, the 8273 prefaces each transmitted frame with two characters before the opening flag. These two characters provide 16 transitions to allow synchronization of the opposing receiver. To guarantee 16 transitions, the two characters are 55H-55H for non-NRZI mode (see Serial I/O Register description) or 00H-00H for NRZI mode. When reset, no preframe characters are transmitted.
- D<sub>0</sub>: Flag Stream When set, the transmitter will start sending flag characters as soon as it is idle; i.e., immediately if idle when the command is issued or after a transmission if the transmitter is active when this bit is set. When reset, the transmitter starts sending Idle characters on the next character boundary if idle already, or at the end of a transmission if active.




Figure 24. Operating Mode Register

#### Serial I/O Mode Register (Figure 25)

- D<sub>7</sub>-D<sub>3</sub>: Not Used These bits must be 0 for the Set command and 1 for the Reset command.
- Data Loopback— When set, transmitted data (TxD) is internally routed to the receive data circuitry. When reset, TxD and RxD are independent.
- D<sub>1</sub>: Clock Loopback When set, TxC is internally routed to RxC. When reset, the clocks are independent.
- D<sub>0</sub>: NRZI (Non-Return to Zero Inverted) When set, the 8273 assumes the received data is NRZI encoded, and NRZI encodes the transmitted data. When reset, the received and transmitted data are treated as a normal positive logic bit stream.

#### Data Transfer Mode Register (Figure 26)

- D<sub>7</sub>-D<sub>1</sub>: Not Used These bits must be 0 for the Set command and 1 for the Reset command.
- D<sub>0</sub>: Interrupt Data Transfer When set, the 8273 will interrupt the CPU when data transfers are required (the corresponding IRA Status register bit will be 0 to signify a data transfer interrupt rather than a Result phase interrupt). When reset, 8273 data transfers are performed through DMA requests on the DRQ pins without interrupting the CPU.




Figure 25. Serial I/O Mode Register




Figure 26. Data Transfer Mode Register

#### One Bit Delay Register (Figure 27)

D<sub>7</sub>: One Bit Delay — When set, the 8273 retransmits the received data stream one bit delayed. This mode is entered and exited at a received character boundary. When reset, the transmitted and received data are independent. This mode is utilized for loop operation and is discussed in a later section.

D<sub>6</sub>-D<sub>0</sub>: Not Used — These bits must be 0 for the Set command and 1 for the Reset command.




Figure 27. One Bit Delay Mode Register

Figure 28 shows the Set and Reset commands associated with the above registers. The mask which sets or resets the desired bits is treated as a single parameter. These commands do not interrupt nor provide results during the Result phase. After reset, the 8273 defaults to all of these bits reset.

REGISTER	COMMAND	CODE	PARAMETER
ONE BIT DELAY MODE	SET	A4	SET MASK
	RESET	64	RESET MASK
	SET	97	SET MASK
DATA TRANSFER MODE	RESET	57	RESET MASK
COEDATING MODE	SET	91	SET MASK
OPERATING MODE	RESET	51	RESET MASK
OFFILM NO MORE	SET	A0	SET MASK
SERIAL I/O MODE	RESET	60	RESET MASK

Figure 28. Initialization/Configuration Command Summary

### Receive Commands

The 8273 supports three receive commands plus a receiver disable function.

#### General Receive

When commanded to General Receive, the 8273 passes all frames either to memory (DMA mode) or to the CPU (non-DMA mode) regardless of the contents of the frame's address field. This command is used for primary and loop controller stations. Two parameters are required: B<sub>0</sub> and B<sub>1</sub>. These parameters are the LSB and MSB of the receiver buffer size. Giving the 8273 this extra information alleviates the CPU of the burden of checking for buffer overflow. The 8273 will interrupt the CPU if the received frame attempts to overfill the allotted buffer space.

#### Selective Receive

In Selective Receive, two additional parameters besides  $B_0$  and  $B_1$  are required:  $A_1$  and  $A_2$ . These parameters are two address match bytes. When commanded to Selective Receive, the 8273 passes to memory or the CPU only those frames having an address field matching either  $A_1$  or  $A_2$ . This command is usually used for secondary stations with  $A_1$  being the secondary address and  $A_2$  is the "All Parties" address. If only one match byte is needed,  $A_1$  and  $A_2$  should be equal. As in General Receive, the 8273 counts the incoming data bytes and interrupts the CPU if  $B_0$ ,  $B_1$  is exceeded.

#### Selective Loop Receive

This command is very similar in operation to Selective Receive except that One Bit Delay mode must be set and that the loop is captured by placing transmitter in Flag Stream mode automatically after an EOP character is detected following a selectively received frame. The details of using the 8273 in loop configurations is discussed in a later section so please hold questions until then.

The handling of interrupt results is common among the three commands. When a frame is received without error, i.e., the FCS is correct and  $\overline{\text{CD}}$  (Carrier Detect) was active throughout the frame or no attempt was made to overfill the buffer; the 8273 interrupts the CPU following the closing flag to pass the completion results. These results, in order, are the receiver interrupt result code (RIC), and the byte length of the information field of the received frame (R<sub>0</sub>, R<sub>1</sub>). If Buffered mode is selected, the address and control fields are passed as two additional results. If Buffered mode is not selected, the address and control fields are passed as the first two data transfers and R<sub>0</sub>, R<sub>1</sub> reflect the information field length plus two.

#### Receive Disable

The receiver may also be disabled using the Receive Disable command. This command terminates any receive operation immediately. No parameters are required and no results are returned.

The details for the Receive command are shown in Figure 29. The interrupt result code key is shown in Figure 30. Some explanation of these result codes is appropriate.

The interrupt result code is the first byte passed to the CPU in the RxI/R register during the Result phase. Bits D<sub>4</sub>-D<sub>0</sub> define the cause of the receiver interrupt. Since each result code has specific implications, they are discussed separately below.

COMMAND	HEX	PARAM- ETERS	RESULTS* RxVR
GENERAL RECEIVE	CO	B <sub>0</sub> , B <sub>1</sub>	RIC, Ro, R1, A, C
SELECTIVE RECEIVE	C1	B <sub>0</sub> , B <sub>1</sub> , A <sub>1</sub> , A <sub>2</sub>	RIC, Ro, R1, A, C
SELECTIVE LOOP RECEIVE	C2	B <sub>0</sub> , B <sub>1</sub> , A <sub>1</sub> , A <sub>2</sub>	RIC, Ro, R1, A, C
DISABLE RECEIVER	C5	NONE	NONE

\*A AND C ARE PASSED AS RESULTS ONLY IN BUFFERED MODE.

Figure 29. Receiver Command Summary

D <sub>7</sub> -D <sub>0</sub>	RECEIVER INTERRUPT RESULT CODE	AFTER INT			
• 00000	A1 MATCH OR GENERAL RECEIVE	ACTIVE			
* 00001	A2 MATCH	ACTIVE			
000 00011	CRC ERROR	ACTIVE			
000 00100	ABORT DETECTED	ACTIVE			
000 00101	IDLE DETECTED	DISABLED			
000 00110	EOP DETECTED	DISABLED			
000 00111	FRAME < 32 BITS	ACTIVE			
000 01000	DMA OVERRUN	DISABLED			
000 01001	MEMORY BUFFER OVERFLOW	DISABLED			
000 01010	CARRIER DETECT FAILURE	DISABLED			
000 01011	RECEIVER INTERRUPT OVERRUN	DISABLED			
*D7-D5	PARTIAL BYTE RECEIVED				
111	ALL 8 BITS OF LAST BYTE				
000	D <sub>0</sub>				
100	D <sub>1</sub> -D <sub>0</sub>				
010	D <sub>2</sub> -D <sub>0</sub>				
110	D3-D0				
001	D4D-0				
101	D5-D0				
011	D <sub>6</sub> -D <sub>0</sub>				

Figure 30. Receiver Interrupt Result Codes (RIC)

The first two result codes result from the error-free reception of a frame. If the frame is received correctly after a General Receive command, the first result is returned. If either Selective Receive command was used (normal or loop), a match with A1 generates the first result code and a match with A2 generates the second. In either case, the receiver remains active after the interrupt; however, the internal buffer size counters are not reset. That is, if the receive command indicated 100 bytes were allocated to the receive buffer  $(B_0, B_1)$  and an 80-byte frame was received correctly, the maximum next frame size that could be received without recommanding the receiver (resetting  $B_0$  and  $B_1$ ) is 20 bytes. Thus, it is common practice to recommand the receiver after each frame reception. DMA and/or memory pointers are usually updated at this time. (Note that users who do not wish to take advantage of the 8273's buffer management features may simply use  $B_0$ ,  $B_1 = 0$ FFH for each receive command. Then frames of 65K bytes may be received without buffer overflow errors.)

The third result code is a CRC error. This indicates that a frame was received in the correct format (flags, etc.); however, the received FCS did not check with the internally generated FCS. The frame should be discarded. The receiver remains active. (Do not forget that even though an error condition has been detected, all frame information up until that error has either been transferred to memory or passed to the CPU. This information should be invalidated. This applies to all receiver error conditions.) Note that the FCS, either transmitted or received, is never available to the CPU.

The Abort Detect result occurs whenever the receiver sees either an SDLC (8 1s) or an HDLC (7 1s), depending on the Operating Mode register. However, the intervening Abort character between a closing flag and an Idle does not generate an interrupt. If an Abort character (seen by an active receiver within a frame) is not preceded by a flag and is followed by an Idle, an interrupt will be generated for the Abort, followed by an Idle inter-

rupt one character time later. The Idle Detect result occurs whenever 15 consecutive 1s are received. After the Abort Detect interrupt, the receiver remains active. After the Idle Detect interrupt, the receiver is disabled and must be recommanded before further frames may be received.

If the EOP Interrupt bit is set in the Operating Mode register, the EOP Detect result is returned whenever an EOP character is received. The receiver is disabled, so the Idle following the EOP does not generate an Idle Detect interrupt.

The minimum number of bits in a valid frame between the flags is 32. Fewer than 32 bits indicates an error. If Buffered mode is selected, such frames are ignored, i.e., no data transfers or interrupts are generated. In non-Buffered mode, a < 32-bit frame generates an interrupt with the < 32-bit Frame result since data transfers may already have disturbed the 8257 or interrupt handler. The receiver remains active.

The DMA Overrun result results from the DMA controller being too slow in extracting data from the 8273, i.e., the RxDACK signal is not returned before the next received byte is ready for transfer. The receiver is disabled if this error condition occurs.

The Memory Buffer Overflow result occurs when the number of received bytes exceeds the receiver buffer length supplied by the B<sub>0</sub> and B<sub>1</sub> parameters in the receive command. The receiver is disabled.

The Carrier Detect Failure result occurs when the CD pin goes high (inactive) during reception of a frame. The CD pin is used to qualify reception and must be active by the time the address field starts to be received. If CD is lost during the frame, a CD Failure interrupt is generated and the receiver is disabled. No interrupt is generated if CD goes inactive between frames.

If a condition occurs requiring an interrupt be generated before the CPU has finished reading the previous interrupt results, the second interrupt is generated after the current Result phase is complete (the RxINT pin and status bit go low then high). However, the interrupt result for this second interrupt will be a Receive Interrupt Overrun. The actual cause of the second interrupt is lost. One case where this may occur is at the end of a received frame where the line goes idle. The 8273 generates a received frame interrupt after the closing flag and then 15-bit times later, generates an Idle Detect interrupt. If the interrupt service routine is slow in reading the first interrupt's results, the internal RxI/R register still contains result information when the Idle Detect interrupt occurs. Rather than wiping out the previous results, the 8273 adds a Receive Interrupt Overrun result as an extra result. If the system's interrupt structure is such that the second interrupt is not acknowledged (interrupts are still disabled from the first interrupt), the Receive Interrupt Overrun result is read as an extra result, after those from the first interrupt. If the second interrupt is serviced, the Receive Interrupt Overrun is returned as a single result. (Note that the INT pins supply the necessary transitions to support a Program-

mable Interrupt Controller such as the Intel 8259. Each interrupt generates a positive-going edge on the appropriate INT pin and the high level is held until the interrupt is completely serviced.) In general, it is possible to have interrupts occurring at one character time intervals. Thus the interrupt handling software must have at least that much response and service time.

The occurrence of Receive Interrupt Overruns is an indication of marginal software design; the system's interrupt response and servicing time is not sufficient for the data rates being attempted. It is advisable to configure the interrupt handling software to simply read the interrupt results, place them into a buffer, and clear the interrupt as quickly as possible. The software can then examine the buffer for new results at its leisure, and take appropriate action. This can easily be accomplished by using a result buffer flag that indicates when new results are available. The interrupt handler sets the flag and the main program resets it once the results are retrieved.

Both SDLC and HDLC allow frames which are of arbitrary length (>32 bits). The 8273 handles this N-bit reception through the high order bits (D<sub>7</sub>-D<sub>5</sub>) of the result code. These bits code the number of valid received bits in the last received information field byte. This coding is shown in Figure 30. The high order bits of the received partial btye are indeterminate. [The address, control, and information fields are transmitted least significant bit (A<sub>0</sub>) first. The FCS is complemented and transmitted most significant bit first.]

#### Transmit Commands

The 8273 transmitter is supported by three Transmit commands and three corresponding Abort commands.

#### Transmit Frame

The Transmit Frame command simply transmits a frame. Four parameters are required when Buffered mode is selected and two when it is not. In either case, the first two parameters are the least and the most significant bytes of the desired frame length (L<sub>0</sub>, L<sub>1</sub>). In Buffered mode, L<sub>0</sub> and L<sub>1</sub> equal the length in bytes of the desired information field, while in the non-Buffered mode, L<sub>0</sub> and L<sub>1</sub> must be specified as the information field length plus two. (L<sub>0</sub> and L<sub>1</sub> specify the number of data transfers to be performed.) In Buffered mode, the address and control fields are presented to the transmitter as the third and fourth parameters respectively. In non-Buffered mode, the A and C fields must be passed as the first two data transfers.

When the Transmit Frame command is issued, the 8273 makes RTS (Request-to-Send) active (pin low) if it was not already. It then waits until CTS (Clear-to-Send) goes active (pin low) before starting the frame. If the Preframe Sync bit in the Operting Mode register is set, the transmitter prefaces two characters (16 transitions) before the opening flag. If the Flag Stream bit is set in the Operating Mode register, the frame (including Preframe Sync if selected) is started on a flag boundary. Otherwise the frame starts on a character boundary.

At the end of the frame, the transmitter interrupts the CPU (the interrupt results are discussed shortly) and returns to either Idle or Flag Stream, depending on the Flag Stream bit of the Operating Mode register. If RTS was active before the transmit command, the 8273 does not change it. If it was inactive, the 8273 will deactivate it within one character time.

#### Loop Transmit

Loop Transmit is similar to Frame Transmit (the parameter definition is the same). But since it deals with loop configurations, One Bit Delay mode must be selected.

If the transmitter is not in Flag Stream mode when this command is issued, the transmitter waits until after a received EOP character has been converted to a flag (this is done automatically) before transmitting. (The one bit delay is, of course, suspended during transmit.) If the transmitter is already in Flag Stream mode as a result of a selectively received frame during a Selective Loop Receive command, transmission will begin at the next flag boundary for Buffered mode or at the third flag boundary for non-Buffered mode. This discrepancy is to allow time for enough data transfers to occur to fill up the internal transmit buffer. At the end of a Loop Transmit, the One Bit Delay mode is re-entered and the flag stream mode is reset. More detailed loop operation is covered later.

#### Transmit Transparent

The Transmit Transparent command enables the 8273 to transmit a block of raw data. This data is without SDLC protocol, i.e., no zero bit insertion, flags, or FCS. Thus it is possible to construct and transmit a Bi-Sync message for front-end processor switching or to construct and transmit an SDLC message with incorrect FCS for diagnostic purposes. Only the L<sub>0</sub> and L<sub>1</sub> parameters are used since there are not fields in this mode. (the 8273 does not support a Receive Transparent command.)

#### Abort Commands

Each of the above transmit commands has an associated Abort command. The Abort Frame Transmit command causes the transmitter to send eight contiguous ones (no zero bit insertion) immediately and then revert to either idle or flag streaming based on the Flag Stream bit. (The 8 1s as an Abort character is compatible with both SDLC and HDLC.)

For Loop Transmit, the Abort Loop Transmit command causes the transmitter to send one flag and then revert to one bit delay. Loop protocol depends upon FCS errors to detect aborted frames.

The Abort Transmit Transparent simply causes the transmitter to revert to either idles or flags as a function of the Flag Stream mode specified.

The Abort commands require no parameters, however, they do generate an interrupt and return a result when complete.

A summary of the Transmit commands is shown in Figure 31. Figure 32 shows the various transmit interrupt result codes. As in the receiver operation, the transmitter generates interrupts based on either good

completion of an operation or an error condition to start the Result phase.

The Early Transmit Interrupt result occurs after the last data transfer to the 8273 if the Early Transmit Interrupt bit is set in the Operating Mode register. If the 8273 is commanded to transmit again within two character times, a single flag will separate the frames. (Buffered mode must be used for a single flag to separate the frames. If non-Buffered mode is selected, three flags will separate the frames.) If this time constraint is not met, another interrupt is generated and multiple flags or idles will separate the frames. The second interrupt is the normal Frame Transmit Complete interrupt. The Frame Transmit Complete result occurs at the closing flag to signify a good completion.

The DMA Underrun result is analogous to the DMA Overrun result in the receiver. Since SDLC does not support intraframe time fill, if the DMA controller or CPU does not supply the data in time, the frame must be aborted. The action taken by the transmitter on this error is automatic. It aborts the frame just as if an Abort command had been issued.

Clear-to-Send Error result is generated if CTS goes inactive during a frame transmission. The frame is aborted as above.

The Abort Complete result is self-explanatory. Please note however that no Abort Complete interrupt is generated when an automatic abort occurs. The next command type consists of only one command.

COMMAND	HEX	PARAMETERS*	RESULTS Tx#R
TRANSMIT FRAME ABORT	C8 CC	L <sub>0</sub> , L <sub>1</sub> , A, C NONE	TIC ·
LOOP TRANSMIT ABORT	CA	L <sub>0</sub> , L <sub>1</sub> , A, C NONE	TIC -
TRANSMIT TRANSPARENT ABORT	CD .	L <sub>0</sub> , L <sub>1</sub> NONE	TIC

'A AND C ARE PASSED AS PARAMETERS IN BUFFERED MODE ONLY.

Figure 31. Transmitter Command Summary

TIC D7-D0	TRANSMITTER INTERRUPT RESULT CODE	Tx STATUS AFTER INT
000 01100	EARLY Tx INTERRUPT	ACTIVE
000 01101	FRAME Tx COMPLETE	IDLE OR FLAGS
000 01110	DMA UNDERRUN	ABORT
000 01111	CLEAR TO SEND ERROR	ABORT
000 10000	ABORT COMPLETE	IDLE OR FLAGS

Figure 32. Transmitter Interrupt Result Codes

#### Reset Command

The Reset command provides a software reset function for the 8273. It is a special case and does not utilize the normal command interface. The reset facility is provided in the Test Mode register. The 8273 is reset by simply outputting a 01H followed by a 00H to the Test Mode register. Writing the 01 followed by the 00 mimicks the action required by the hardware reset. Since the 8273 requires time to process the reset internally, at least 10 cycles of the ØCLK clock must occur between the

writing of the 01 and the 00. The action taken is the same as if a hardware reset is performed, namely:

- The modem control outputs are forced high inactive).
- The 8273 Status register is cleared.
- Any commands in progress cease.
- The 8273 enters an idle state until the next command is issued.

#### Modem Control Commands

The modern control ports were discussed earlier in the Hardware section. The commands used to manipulate these ports are shown in Figure 33. The Read Port A and Read Port B commands are immediate. The bit definition for the returned byte is shown in Figures 13 and 14. Do not forget that the returned value represents the logical condition of the pin, i.e., pin active (low) = bit set.

PORT	COMMAND	HEX	PARAMETER	REG RESULT
A INPUT	READ	22	NONE	PORT VALUE
	READ	23.	NONE	PORT VALUE
BOUTPUT	SET	A3	SET MASK	NONE.
	RESET	63	RESET MASK	NONE

Figure 33. Modern Control Command Summary

The Set and Reset Port B commands are similar to the Initialization commands in that they use a mask parameter which defines the bits to be changed. Set Port B utilizes a logical OR mask and Reset Port B uses a logical AND mask. Setting a bit makes the pin active (low). Resetting the bit deactivates the pin (high).

To help clarify the numerous timing relationships that occur and their consequences, Figures 34 and 35 are provided as an illustration of several typical sequences. It is suggested that the reader go over these diagrams and re-read the appropriate part of the previous sections if necessary.

#### HLDC CONSIDERATIONS

The 8273 supports HDLC as well as SDLC. Let's discuss how the 8273 handles the three basic HDLC/SDLC differences: extended addressing, extended control, and the 7.1s Abort character.

Recalling Figure 4A, HDLC supports an address field of indefinite length. The actual amount of extension used is determined by the least significant bit of the characters immediately following the opening flag. If the LSB is 0, more address field bytes follow. If the LSB is 1, this byte is the final address field byte. Software must be used to determine this extension.

If non-Buffered mode is used, the A, C, and I fields are in memory. The software must examine the initial characters to find the extent of the address field. If Buffered mode is used, the characters corresponding to the SDLC A and C fields are transferred to the CPU as interrupt results. Buffered mode assumes the two characters following the opening flag are to be transferred as interrupt results regardless of content or meaning. (The 8273

does not know whether it is being used in an SDLC or an HDLC environment.) In SDLC, these characters are necessarily the A and C field bytes, however in HDLC, their meaning may change depending on the amount of extension used. The software must recognize this and examine the transferred results as possible address field extensions.

Frames may still be selectively received as is needed for secondary stations. The Selective Receive command is still used. This command qualifies a frame reception on the first byte following the opening flag matching either of the A<sub>1</sub> or A<sub>2</sub> match byte parameters. While this does not allow qualification over the complete range of HDLC addresses, it does perform a qualification on the first address byte. The remaining address field bytes, if any, are then examined via software to completely qualify the frame.

Once the extent of the address field is found, the following bytes form the control field. The same LSB test used for the address field is applied to these bytes to determine the control field extension, up to two bytes maximum. The remaining frame bytes in memory represent the information field.

The Abort character difference is handled in the Operating Mode register. If the HDLC Abort Enable bit is set, the reception of seven contiguous ones by an active receiver will generate an Abort Detect interrupt rather than eight ones. (Note that both the HDLC Abort Enable bit and the EOP Interrupt bit must not be set simultaneously.)


Now let's move on to the SDLC loop configuration discussion.

#### LOOP CONFIGURATION

Aside from use in the normal data link applications, the 8273 is extremely attractive in loop configuration due to the special frame-level loop commands and the Digital Phase Locked Loop. Toward this end, this section details the hardware and software considerations when using the 8273 in a loop application.

The loop configuration offers a simple, low-cost solution for systems with multiple stations within a small physical location, i.e., retail stores and banks. There are two primary reasons to consider a loop configuration. The interconnect cost is lower for a loop over a multipoint configuration since only one twisted pair or fiber optic cable is used. (The loop configuration does not support the passing of distinct clock signals from station to station.) In addition, loop stations do not need the intelligence of a multi-point station since the loop protocal is simpler. The most difficult aspects of loop station design are clock recovery and implementation of one bit delay (both are handled neatly by the 8273).

Figure 36 illustrates a typical loop configuration with one controller and two down-loop secondaries. Each station must derive its own data timing from the received data stream. Recalling our earlier discussion of the DPLL, notice that TxC and RxC clocks are provided by the DPLL output. The only clock required in the secondaries is a simple, non-synchronized clock at 32 times the desired baud rate. The controller requires both 32 x and 1 x clocks. (The 1 x is usually implemented by dividing the 32 x clock with a 5-bit divider. However, there is no synchronism requirement between these clocks so any convenient implementation may be used.)







Figure 35. Sample Transmitter Timing Diagrams



A quick review of loop protocol is appropriate. All communication on the loop is controlled by the loop controller. When the controller wishes to allow the secondaries to transmit, it sends a polling frame (the control field contains a poll code) followed by an EOP (Endof-Poll) character. The secondaries use the EOP character to capture the loop and insert a response frame as will be discussed shortly.

The secondaries normally operate in the repeater mode, retransmitting received data with one bit time of delay. All received frames are repeated. The secondary uses the one bit time of delay to capture the loop.

When the loop is idle (no frames), the controller transmits continuous flag characters. This keeps transitions on the loop for the sake of down-loop phase locked loops. When the controller has a non-polling frame to transmit, it simply transmits the frame and continues to send flags. The non-polling frame is then repeated around the loop and the controller receives it to signify a complete traversal of the loop. At the particular secondary addressed by the frame, the data is transferred to memory while being repeated. Other secondaries simply repeat it.

If the controller wants to poll the secondaries, it transmits a polling frame followed by all 1s (no zero bit insertion). The final zero of the closing frame plus the first seven 1s form an EOP. While repeating, the secondaries monitor their incoming line for an EOP. When an EOP is received, the secondary checks if it has any response for the controller. If not, it simply continues repeating. If the secondary has a response, it changes the seventh EOP one into a zero (the one bit time of delay allows time for this) and repeats it, forming a flag for the down-loop stations. After this flag is transmitted,

the secondary terminates its repeater function and inserts its response frame (with multiple preceding flags if necessary). After the closing flag of the response, the secondary re-enters its repeater function, repeating the up-loop controller 1s. Notice that the final zero of the response's closing flag plus the repeated 1s from the controller form a new EOP for the next down-loop secondary. This new EOP allows the next secondary to insert a response if it desires. This gives each secondary a chance to respond.

Back at the controller, after the polling frame has been transmitted and the continuous 1s started, the controller waits until it receives an EOP. Receiving an EOP signifies to the controller that the original frame has propagated around the loop followed by any responses inserted by the secondaries. At this point, the controller may either send flags to idle the loop or transmit the next frame. Let's assume that the loop is implemented completely with the 8273s and describe the command flows for a typical controller and secondary.

The loop controller is initialized with commands which specify that the NRZI, Preframe Sync, Flag Stream, and EOP Interrupt modes are set. Thus, the controller encodes and decodes all data using NRZI format. Preframe Sync mode specifies that all transmitted frames be prefaced with 16 line transitions. This ensures that the minimum of 12 transitions needed by the DPLLs to lock after an all 1s line have occurred by the time the secondary sees a frame's opening flag. Setting the Flag Stream mode starts the transmitter sending flags which idles the loop. And the EOP Interrupt mode specifies that the controller processor will be interrupted whenever the active receiver sees an EOP, indicating the completion of a poll cycle.

When the controller wishes to transmit a non-polling frame, it simply executes a Frame Transmit command. Since the Flag Stream mode is set, no EOP is formed after the closing flag. When a polling frame is to be transmitted, a General Receive command is executed first. This enables the receiver and allows reception of all incoming frames; namely, the original polling frame plus any response frames inserted by the secondaries. After the General Receive command, the frame is transmitted with a Frame Transmit command. When the frame is complete, a transmitter interrupt is generated. The loop controller processor uses this interrupt to reset Flag Stream mode. This causes the transmitter to start sending all 1s. An EOP is formed by the last flag and the first 7 1s. This completes the loop controller transmit sequence.

At any time following the start of the polling frame transmission the loop controller receiver will start receiving frames. (The exact time difference depends, of course, on the number of down-loop secondaries due to each inserting one bit time of delay.) The first received frame is simply the original polling frame. However, any additional frames are those inserted by the secondaries. The loop controller processor knows all frames have been received when it sees an EOP Interrupt. This interrupt is generated by the 8273 since the EOP Interrupt mode was set during initialization. At this point, the transmitter may be commanded either to enter Flag

6-166 231311-001

Stream mode, idling the loop, or to transmit the next frame. A flowchart of the above sequence is shown in Figure 37.

The secondaries are initialized with the NRZI and One Bit Delay modes set. This puts the 8273 into the repeater mode with the transmitter repeating the received data with one bit time of delay. Since a loop station cannot transmit until it sees and EOP character, any transmit command is queued until an EOP is received. Thus whenever the secondary wishes to transmit a response, a Loop Transmit command is issued. The 8273 then waits until it receives an EOP. At this point, the receiver changes the EOP into a flag, repeats it, resets One Bit Delay mode stopping the repeater function, and sets the transmitter into Flag Stream mode. This captures the loop. The transmitter now inserts its message. At the closing flag, Flag Stream mode is reset, and One Bit Delay mode is set, returning the 8273 to repeater function and forming an EOP for the next down-loop station. These actions happen automatically after a Loop Transmit command is issued.




Figure 37. Loop Controller Flowchart

When the secondary wants its receiver enabled, a Selective Loop Receive command is issued. The receiver then looks for a frame having a match in the Address field. Once such a frame is received, repeated, and transferred to memory, the secondary's processor is interrupted with the appropriate Match interrupt result and the 8273 continues with the repeater function until an EOP is received, at which point the loop is captured as above. The processor should use the interrupt to determine if it has a message for the controller. If it does, it simply issues a Loop Transmit command and things progress as above. If the processor has no message, the software must reset the Flag Stream mode bit in the Operating Mode register. This will inhibit the 8273 from capturing the loop at the EOP. (The match frame and the EOP may be separated in time by several frames depending on how many up-loop stations inserted messages of their own.) If the timing is such that the receiver has already captured the loop when the Flag Stream mode bit is reset, the mode is exited on a flag boundary and the frame just appears to have extra closing flags before the EOP. Notice that the 8273 handles the queuing of the transmit commands and the setting and resetting of the mode bits automatically. Figure 38 illustrates the major points of the secondary command sequence.




Figure 38. Loop Secondary Flowchart

When an off-line secondary wishes to come on-line, it must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus up-loop data is simply passed down-loop with no delay; however, the receiver may still monitor data on the loop. To come on-line, the secondary is initialized with only the EOP Interrupt mode set. The up-loop data is then monitored until an EOP occurs. At this point, the secondary's CPU is interrupted with an EOP interrupt. This signals the CPU to set One Bit Delay mode in the 8273 and then to set Port low (active). These actions switch the secondary's one bit delay into the loop. Since after the EOP only 1s are traversing the loop, no loop disturbance occurs. The secondary now waits for the next EOP, captures the loop, and inserts a "new on-line" message. This signals the controller that a new secondary exists and must be acknowledged. After the secondary receives its acknowledgement, the normal command flow is used.

It is hopefully evident from the above discussion that the 8273 offers a very simple and easy to implement solution for designing loop stations whether they are controllers or down-loop secondaries.




Figure 39. Loop Interface

### APPLICATION EXAMPLE

This section describes the hardware and software of the 8273/8085 system used to verify the 8273 implementation of SDLC on an actual IBM SDLC Link. This IBM link was gratefully volunteered by Raytheon Data Systems in Norwood, Mass. and I wish to thank them for their generous cooperation. The IBM system consisted of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Controller, A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope was used to verify the data exchanges. A block diagram of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point configurations. No attempt was made to implement any higher protocol software over that of the poll and poll responses since such software would not affect the verification of the 8273 implementation. As testimony to the ease of use of the 8273, the system worked on the first try.




Figure 40: Raytheon Block Diagram

An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROM/EPROM, 512 bytes of RAM, 76 I/O pins, plus two timers as provided in two 8755 Combination EPROM/I/O devices and two 8155 Combination RAM/I/O/Timer devices. In addition, 5 interrupt inputs are supplied on the 8085. The address, data, and control buses are buffered by the 8212 and 8216 latches and bidirectional bus drivers. Although it was not used in this application, an 8279 Display Driver/Keyboard Encoder is included to interface the on-board display and keyboard. A block diagram of the SDK-85 is shown in Figure 41. The 8273 and associated circuitry was constructed on the ample wire-wrap area provided for the user.

The example 8273/8085 system is interrupt driven and uses DMA for all data transfers supervised by an 8257 DMA Controller. A 2400 baud asynchronous line, implemented with an 8251A USART, provides communication between the software and the user. 8253 Programmable Interval Timer is used to supply the baud rate clocks for the 8251A and 8273. (The 8273 baud rate clocks were used only during initial system debug. In actual operation, the modem supplied these clocks via the RS-232 interface.) Two 2142 1K x 4 RAMs provided 512 bytes of transmitter and 512 bytes of receiver buffer memory. (Command and result buffers, plus miscellaneous variables are stored in the 8155s.) The RS-232 interface utilized MC1488 and MC1489 RS-232 drivers and receivers. The schematic of the system is shown in Figure 42.

One detail to note is the DMA and interrupt structure of the transmit and receive channels. In both cases, the receiver is always given the higher priority (8257 DMA channel 0 has priority over the remaining channels and the 8085 RST 7.5 interrupt input has priority over the RST 6.5 input.) Although the choice is arbitrary, this technique minimizes the chance that received data could be lost due to other processor or DMA commitments.

Also note that only one 8205 Decoder is used for both the peripherals' and the memorys' Chip Selects. This was done to eliminate separate memory and I/O decoders since it was known beforehand that neither address space would be completely filled.

The 4 MHz crystal and 8224 Clock Generator were used only to verify that the 8273 operates correctly at that maximum spec speed. In a normal system, the 3.072 MHz clock from the 8085 would be sufficient. (This fact was verified during initial checkout.)

6-168 231311-001




Figure 41. SDK-85 Functional Block Diagram




Figure 42. 8273/SDK-85 System

The software consists of the normal monitor program supplied with the SDK-85 and a program to input commands to the 8273 and to display results. The SDK-85 monitor allows the user to read and write on-board RAM, start execution at any memory location, to single-step through a program, and to examine any of the 8085's internal registers. The monitor drives either the on-board keyboard/LED display or a serial TTY interface. This monitor was modified slightly in order to use the 8251A with a 2400 baud CRT as opposed to the 110 baud normally used. The 8273 program implements monitor-like user interface. 8273 commands are entered by a twocharacter code followed by any parameters required by that command. When 8273 interrupts occur, the source of the interrupt is displayed along with any results associated with it. To gain a flavor of how the user/program interface operates, a sample output is shown in Figure 43. The 8273 program prompt character is a "-" and user inputs are underlined.

The "SO 05" implements the Set Operating Mode command with a parameter of 05H. This sets the Buffer and Flag Stream modes. "SS 01" sets the 8273 in NRZI mode using the Set Serial I/O Mode command. The next command specifies General Receiver with a receiver buffer size of 0100H bytes ( $B_0\!=\!00$ ,  $B_1\!=\!01$ ). The "TF" command causes the 8273 to transmit a frame containing an address field of C2H and control field of 11H. The information field is 001122. The "TF" command has a special format. The  $L_0$  and  $L_1$  parameters are computed from the number of information field bytes entered.

After the TF command is entered, the 8273 transmits the frame (assuming that the modern protocol is observed). After the closing flag, the 8273 interrupts the 8085. The 8085 reads the interrupt results and places them in a buffer. The software examines this buffer for new results and if new results exist, the source of the interrupt is displayed along with the results.

In this example, the 0DH result indicates a Frame Complete interrupt. There is only one result for a transmitter interrupt, the interrupt's trailing zero results were included to simplify programming.

The next event is a frame reception. The interrupt results are displayed in the order read from the 8273. The E0H indicates a General Receive interrupt with the last byte of the information field received on an 8-bit boundary. The 03 00 (R<sub>0</sub>, R<sub>1</sub>) results show that there are 3H bytes of information field received. The remaining two results indicate that the received frame had a C2H address field and a 34H control field. The 3 bytes of information field are displayed on the next line.

8273 MONITOR V1.2


- SO 05
- SS 01
- GR 00 01
- TF C2 11 00 11 22
- TXINT - OD 00 00 00 00
- RXINT - E0 03 00 C2 34
- FF EE DD


Figure 43. Sample 8273 Monitor I/O

Figures 44 through 51 show the flowcharts used for the 8273 program development. The actual program listing is included as Appendix A. Figure 44 is the main status poll loop. After all devices are initialized and a prompt character displayed, a loop is entered at LOOPIT. This loop checks for a change of status in the result buffer or if a keyboard character has been received by the 8251 or if a poll frame has been received. If any of these conditions are met, the program branches to the appropriate routine. Otherwise, the loop is traversed again.

The result buffer is implemented as a 255-byte circular buffer with two pointers: CNADR and LDADR. CNADR is the console pointer. It points to the next result to be displayed LDADR is the load pointer. It points to the next empty position in the buffer into which the interrupt handler places the next result. The same buffer is used for both transmitter and receiver results. LOOPIT examines these pointers to detect when CNADR is not equal to LDADR indicating that the buffer contains results which have not been displayed. When this occurs, the program branches to the DISPLY routine.

DISPLY determines the source of the undisplayed results by testing the first result. This first result is necessarily the interrupt result code. If this result is 0CH or greater, the result is from a transmitter interrupt. Otherwise it is from a receiver source. The source of the result code is then displayed on the console along with the next four results from the buffer. If the source was a transmitter interrupt, the routine merely repoints the pointer CNADR and returns to LOOPIT. For a receiver source, the receiver data buffer is displayed in addition to the receiver interrupt results before returning to LOOPIT.








Figure 46. GETCMD Subroutine




Figure 47. TF Subroutine




Figure 48. TxPOL Subroutine





Figure 49. COMM Subroutine with Command Buffer Format



If the result buffer pointers indicate an empty buffer, the 8251A is polled for a keyboard character. If the 8251 has a character, GETCMD is called. There the character is read and checked if legal. Illegal characters simply cause a reprompt. Legal characters indicate the start of a command input. Most commands are organized as two characters signifying the command action; i.e., GR — General Receive. The software recognizes the two character command code and takes the appropriate action. For non-Transmit type commands, the hex equivalent of the command is placed in the C register and the number of parameters associated with that command is placed in the B register. The program then branches to the COMM routine.

The COMM routine builds the command buffer by reading the required number of parameters from the keyboard and placing them at the buffer pointed at by CMDBUF. The routine at COMM2 then issues this command buffer to the 8273.

If a Transmit type command is specified, the command buffer is set up similarly to the the COMM routine; however, since the information field data is entered from the keyboard, an intermediate routine, TF, is called. TF loads the transmit data buffer pointed at by TxBUF. It counts the number of data bytes entered and loads this number into the command buffer as L<sub>0</sub>, L<sub>1</sub>. The command is then issued to the 8273 by jumping to CMDOUT.

One command does not directly result in a command being issued to the 8273. This command, Z, operates a software flip-flop which selects whether the software will respond automatically to received polling frames. If the Poll-Response mode is selected, the prompt character is changed to a '+'. If a frame is received which contains a prearranged poll control field, the memory location POLIN is made nonzero by the receiver interrupt handler. LOOPIT examines this location and if it is nonzero, causes a branch to the TxPOL routine. The TxPOL routine clears POLIN, sets a pointer to a special command buffer at CMDBUF1, and issues the command by way of the COMM2 entry in the COMM routine. The special command buffer contains the appropriate response frame for the poll frame received. These actions only occur when the Z command has changed the prompt to a '+'. If the prompt is normal '-', polling frames are displayed as normal frames and no response is transmitted. The Poll-Response mode was used during the IBM tests.




Figure 51. Rxl (Recevier Interrupt) Routine

**APPENDIX A** 

The final two software routines are the transmitter and receiver interrupt handlers. The transmit interrupt handler, TxI, simply saves the registers on the stack and checks if loading the result buffer will fill it. If the result buffer will overfill, the program is exited and control is passed to the SDK-85 monitor. If not, the results are read from the TxI/R register and placed in the result buffer at LDADR. The DMA pointers are then reset, the registers restored, and interrupts enabled. Execution then returns to the pre-interrupt location.

The receiver interrupt handler, RxI, is only slightly more complex. As in TxI, the registers are saved and the possibility of overfilling the result buffer is examined. If the result buffer is not full, the results are read from RxI/R and placed in the buffer. At this point the prompt character is examined to see if the Poll-Response mode is selected. If so, the control field is compared with two possible polling control fields. If there is a match, the

special command buffer is loaded and the poll indicator, POLIN, is made nonzero. If no match occurred, no action is taken. Finally, the receiver DMA buffer pointers are reset, the processor status restored, and interrupts are enabled. The RET instruction returns execution to the pre-interrupt location.

This completes the discussion of the 8273/8085 system design.

#### CONCLUSION

This application note has covered the 8273 in some detail. The simple and low cost loop configuration was explored. And an 8273/8085 system was presented as a sample design illustrating the DMA/interrupt-driven interface. It is hoped that the major features of the 8273, namely the frame-level command structure and the Digital Phase Locked Loop, have been shown to be a valuable asset in an SDLC system design.

6-174 . 231311-001

## APPENDIX A

ASM80 :F1:RAYT73, SRC

ISIS-II 8080/9085	MACRO ASSEMBLER, X108 MODULE PAGE 1
LOC OBJ	SEQ SOURCE STATEMENT
	1 \$NOPAGING MODES NOCOND
0000	2 TRUE EQU 00H :00 FOR RAYTHEON
- 9999	3 ; FF FOR SELF-TEST 4 TRUE1 EQU 90H ; 00 FOR NORMAL RESPONSE
0009	5 ; FF FOR LOOP RESPONSE
0000	6 DEN EQU 99H ; 99 FOR NO DEMO
	7 : FF FOR DEMO
	8 ; 9 ;
	10 ; GENERAL 8273 MONITOR WITH RAYTHEON POLL MODE ADDED
	11 ;
	17 ;
	18 :
	19 : CONMAND SUPPORTED ARE: RS - RESET SERIAL I/O MODE 20 : SS - SET SERIAL I/O MODE
	21 / RO - RESET OPERATING MODE
	22 ; SO - SET OPERATING MODE
	23 : RD - RECEIVER DISABLE
	24 ; GR - GENERAL RECEIVE 25 ; SR - SELECTIVE RECEIVE
	26 ; TF - TRANSMIT FRAME
,	27 ; AF - ABORT FRAME
	28 ; SP - SET PORT B
	29 ; RP - RESET PORT B 30 ; RB - RESET ONE BIT DELAY (PAR = 7F)
	31 : SB - SET ONE BIT DELAY (PAR = 80)
	32 / SL - SELECTIVE LOOP RECEIVE
	33 : TL - TRANSMIT LOOP
	34 ; Z - CHANGE MODES FLIP/FLOP
	39 ; ***********************************
	49.3
	41 NOTE: 'SET' COMMANDS IMPLEMENT LOGICAL 'OR' FUNCTIONS
	42 : 'RESET' COMMANDS IMPLEMENT LOGICAL 'AND' FUNCTIONS 43 :
•	44 ; **********************************
	45 :
	46 BUFFERED MODE MUST BE SELECTED WHEN SELECTIVE RECEIVE IS USED.
	47 ). 48 :COMMAND FORMAT IS: 'COMMAND (2 LTRS)' 'PAR. #1' 'PAR. #2' ETC.
	49 : ·
	50 ) THE TRANSMIT FRAME COMMAND FORMAT IS: "TF" "A" "C" "BUFFER CONTENTS".
	51 ; NO LENGTH COUNT IS NEEDED. BUFFER CONTENTS IS ENDED WITH A CR.
	52 ; 53 ;************************************
	54 j
	55 / POLLED MODE: WHEN POLLED MODE IS SELECTED (DENOTED BY A '+' PROMPT), IF

6-175

```
A SNRM-P OR RR(0)-P IS RECEIVED, A RESPONSE FRAME OF NSA-F
                   56 i
                                      OR RR(0)-F IS TRANSMITTED. GTHER COMMANDS OPERATE NORMALLY.
                   57 i
                   62 i
                   64 s
                   65 / 8273 EQUATES
                   66 i
                                                       ;STATUS REGISTER
                   67 STAT73 EQU
                                      90H
8898
                                                       ; COMMAND REGISTER
                                      99H
9999
                   68 COMM73
                              EQU
                                                       ; PARAMETER REGISTER
                                      91H
                   69 PARM73
                              EQU
0091
                                                       RESULT REGISTER
                   70 RESL73
                              EQU
                                      91H
9991
                                                       ; TX INTERRUPT RESULT REGISTER
                                       92H
                   71 TXIR73
                              EQU
0092
                                                       ; RX INTERRUPT RESULT REGISTER
                                      93H
                   72 RXIR73
                              EQU
0093
                                                       ; TEST MODE REGISTER
                                      92H
                              EQU
                   73 TEST73
0092
                                                       ; PARAMETER BUFFER FULL BIT
                                       26H
                              EQU
                   74 CPBF
0020
                                                       ; TX INTERRUPT B17 IN STATUS REGISTER
                                       94H
                   75 TXINT
                              EQU
0004
                                                       RX INTERRUPT BIT IN STATUS REGISTER
                                       98H
                              E(0)
                   76 RXINT
6968
                                                       ; TX INT RESULT AVAILABLE BIT
0001
                   77 TXIRA
                              EŒU
                                       01H
                                                       ;RX INT RESULT AVAILABLE BIT
                                       02H
                   78 RXIRA . EQU
0002
                   79 j
                   80 :8253 EQUATES
                   81 ;
                                                       ;8253 MODE WORD REGISTER
                                       9BH
                   82 MODE53 EQU
889B
                                                       ;COUNTER 0 REGISTER
                                       9CH
                   83 CNT053
                              EQU
909C
                                                       ; COUNTER 1 REGISTER
                              EQU
                                       9DH
                   84 CNT153
009D
                                                       COUNTER 2 REGISTER
                                       9EH
                   85 CNT253
                              EQU
009E
                                                       ; CONSOLE BAUD RATE (2480)
                                       999CH
                   86 COBR
                               EQU
000C
                                                       ; MODE FOR COUNTER 0
                                       36H
                   87 MDCNT0 EQU
9936
                                                       ; MODE FOR COUNTER 2
                                       9B6H
                   88 MDCNT2
                               €QU
9986
                                                       ;8273 BAUD RATE LSB ADR
                   89 LKBR1
                               EQU
                                       2017H
2017
                                                       ;8273 BAUD RATE MSB ADR
                   90 LKBR2
                                       2019H
                               EOU
2018
                    91 )
                                                                        LKBR2
                                                                LKER1
                   92 ; BAUD RATE TABLE:
                                               BAUD RATE
                                                                未免的未完
                                                                        *****
                                               水水水水水水水水
                    93 i
                                                                         69
                                                                 2E
                                                  9600
                    94:
                                                                 5C
                                                                         88
                                                  4699
                    95 i
                                                                 89
                                                  2400
                    96 s
                                                                 72
                                                                         91
                                                  1200
                    97 j
                                                                 E5
                                                                         92
                                                  600
                    98 j
                                                                 69
                                                                         05
                                                   300
                   99;
                   100 ;
                   101 :
                   102 :8257 EQUATES
                   103 👉
                                                        :8257 MODE PORT
                   104 MODE57
                               E00
                                       988H
00A8
                                                       ; CH0 (RX) ADR REGISTER
                   105 CH0ADR
                               EQU
                                       0<del>8</del>0H
00R0
                                                        ; CH0 TERMINAL COUNT REGISTER
                   106 CH0TC
                               EQU
                                       0A1H
 00A1
                                                        ;CH1 (TX) ADR REGISTER
                   107 CH1ADR
                                       ØA2H
                               E60
 00A2
                                                        ; CH1 TERMINAL COUNT REGISTER
                   108 CH1TC
                               EQU
                                       ga3H
 00A3
                                                        STATUS REGISTER
                               £0U
 00A8
                   109 STRT57
                                                        ; RX BUFFER START ADDRESS
                                        8200H
                   110 RXBUF
                               EQU
 8200
                                                        ; TX BUFFER START ADDRESS
                                        8000H
                   111 TXBUF
                               EQU
 8000
                                                        ; DISABLE RX DMA CHANNEL. TX STILL ON
                                        62H
                               EQU
                   112 DRDMA
 0062
                                                        ; TERMINAL COUNT AND MODE FOR RX CHANNEL
                                        41FFH
                   113 RXTC
 41FF
                               EQU
                                                        ; ENABLE BOTH IX AND RX CHANNELS-EXT. NR, TX STOP
                   114 ENDMA
                                        63H
                               EQU
 99E3
                                                        ; DISABLE TX DMA CHANNEL, RX STILL ON
                   115 DTDMA
                               EQU
                                        61H
 0061
                                                        ; TERMINAL COUNT AND MODE FOR TX CHANNEL
                               EQU
                                        81FFH
 81FF
                   116 TXTC
                   117 ;
```

231311-001

```
118 / 8251A EQUATES
                  119 :
0089
                  120 CNTL51 EQU
                                     89H
                                                    CONTROL WORD REGISTER ...
8889
                  121 STRT51 EQU
                                     89H
                                                    STATUS REGISTER
0088
                  122 TXD51
                             EQU
                                     88H
                                                    ;TX DATA REGISTER
0088
                  123 RXD51
                             EQU
                                     88H
                                                    ;rx data register
00CE
                  124 MDE51
                             EQU
                                     ØCEH
                                                    > MODE 16X>2 STOP>NO PARITY
0027
                  125 CMD51
                             EQU
                                     27H
                                                    ; COMMAND, ENABLE TX&RX
0002
                  126 RDY
                             EQU
                                     92H
                                                    FRXRDY BIT
                  127 ;
                  128 ; MONITOR SUBROUTINE EQUATES
                  129 +
061F
                  130 GETCH
                             EQU
                                     061FH
                                                    ;GET CHR FROM KEYBOARD, ASCII IN CH
95F8
                  131 ECHO
                             EQU
                                     05F8H
                                                    ;ECHO CHR TO DISPLAY
075E
                 132 YALDG
                             EQU
                                     075EH
                                                    ; CHECK IF VALID DIGIT, CARRY SET IF VALID
95BB
                 133 CNVBN
                             EQU
                                     05B8H
                                                    CONVERTS ASCII TO HEX
92EB
                 134 CRLF
                             EQU
                                                    ; DISPLAY CR, HENCE LF TOO
                                     05E8H
8607
                 135 NMOUT
                             EQU
                                     96C7H
                                                    CONVERT BYTE TO 2 ASCII CHR AND DISPLAY
                 136 ;
                 137 ; NISC EQUATES
                 138 j
20C0
                 139 STKSRT EQU
                                     2000H
                                                    STACK START
0003
                 140 CNTLC
                             EQU
                                     03H
                                                    CNTL-C EQUIVALENT
0008
                 141 MONTOR
                            EQU
                                     9998H
                                                    # MONITOR
2000
                 142 CHDBUF
                            EQU
                                     2000H
                                                    START OF COMMAND BUFFER
2020
                 143 CMDBF1
                            EQU
                                     2020H
                                                    POLL MODE SPECIAL TX COMMAND BUFFER
999D
                 144 CR
                             EQU
                                     9DH
                                                    ;ASCII CR
888A
                 145 LF
                            EQU:
                                     OAH.
                                                    :ASCII LF
20D4
                 146 RST75
                            EQU
                                     2004H
                                                    RST7. 5 JUMP ADDRESS
20CE
                 147 RST65
                            EGU
                                     20CEH
                                                    ; RST6. 5 JUMP ADDRESS
2010
                 148 LDADR
                             EQU
                                     2010H
                                                    RESULT BUFFER LOAD POINTER STORAGE
2013
                 149 CNADR
                            €QU
                                                    RESULT BUFFER CONSOLE POINTER STORAGE
                                     2013H
2800
                 150' RESBUF
                            EQU .
                                    2800H
                                                    RESULT BUFFER START - 255 BYTES
9993
                 151 SNRMP
                            EQU:
                                    93H
                                                    J SNRM-P CONTROL CODE
9911
                 152 RR0P
                            ÉQU
                                    11H
                                                    >RR(0)−P CONTROL CODE
0073
                 153 NSAF
                            EQU
                                    73H
                                                    : NSA-F CONTROL CODE
0011
                 154 RR0F
                            EQU
                                    11H
                                                    ; RR(0)-F CONTROL CODE
2015
                 155 PRMPT
                            EQU
                                    2015H
                                                    : PRMPT_STORAGE
2016
                 156 POLIN
                            EQU
                                    2016H
                                                    POLL MODE SELECTION INDICATOR
2027
                 157 DEMODE EQU
                                    2927H
                                                    DEMO MODE INDICATOR
                 161 i
                 163 ;
                 164 : RAM STORAGE DEFINITIONS:
                165 ;
                            LOC
                                            DEF
                166 ;
                167 j
                            2000-200F
                                            COMMAND BUFFER
                168 ;
                            2010-2011
                                            RESULT BUFFER LOAD POINTER
                169 ;
                            2013-2014
                                            RESULT BUFFER CONSOLE POINTER
                170 :
                            2015
                                          PROMPT CHARACTER STORAGE
                171 i
                            2016
                                           POLL MODE INDICATOR
                172 ;
                            2017
                                           BAUD RATE LSB FOR SELF-TEST
                173 ;
                            2018
                                           BAUD RATE MSB FOR SELF-TEST
                177 /
                            2019
                                           SPARE
                179 : -
                            2020~2026
                                           RESPONSE COMMAND BUFFER FOR POLL MODE
                180 :
                            2800-28FF
                                           RESULT BUFFER
                181 ;
```

6-177 231311-001

```
183 /
                  184 ; PROGRAM START
                  185 \pm
                  186 ; INITIALIZE 8253, 8257, 8251A, AND RESET 8273.
                  187 ; ALSO SET NORMAL MODE, AND PRINT SIGNON MESSAGE
                  188 :
                  189
                               gRg
                                        800H
0803
                  190
                  191 START:
                                        SP, STKSRT
                                                         ; INITIALIZE SP
                               LXI
0800 310020
                                                        ;8253 MODE SET
6893 3E36
                   192
                               MVI
                                        a. MDCNT0
                               OUT
                                        MODE53
                                                         :8253 MODE PORT
                   193
0805 D39B
                                                        ; GET 8273 BAUD RATE LSB
                                        LKBR1
0807 3A1720
                               LOR
                   194
                                        CNT053
                                                         JUSING COUNTER 0 AS BAUD RATE GEN
                   195
                               OUT
080R D396
                                        LKBR2
                                                        ; GET 8273 BUAD RATE MSB
                               Ł0A
080C 3A1820
                   196
                                        CNT053
                                                         ; COUNTER 0
                   197
                               007
080F D39C
                                                         ; INITIALIZE 8257 RX DNA CHANNEL
                                        RXDMA
                   198
                               CALL
0811 CD1A08
                                                         ; INITIALIZE 8257 TX DMA CHANNEL
                   199
                               CALL
                                        TXDMA
0814 CD3508
                                                         ; OUTPUT 1 FOLLOWED BY A 0
                                        A, 01H
                   200
                               MVI
0817 3E01
                                                         ; TO TEST MODE REGISTER
0819 D392
                   201
                               OUT
                                        TEST73
                                                         ; TO RESET THE 8273
081B 3E00
                   202
                               MVΙ
                                        A, 00H
                                        TEST73
                   293
                                OUT
081D D392
                                                         ; NORMAL MODE PROMPT CHR
                   204
                                MVI
                                        A, '-'
081F 3E2D
                                                         ; PUT_IN_STORAGE
0821 321520
                   205
                                        PRMPT
                                STA
                                                         ; TX POLL RESPONSE INDICATOR
                                        A, 00H
0824 3E00
                   206
                               ΗVΙ
                                                         ; 0 MEANS NO SPECIAL TX
0826 321620
                                STA
                                        POLIN
                   297
                                                         : CLEAR DEMO MODE
0829 322720
                                        DEMODE
                   208
                                5TA
                                                                 ;SIGNON MESSAGE ADR
                                        H, SIGNON
                   212
                                \mathsf{LXI}
982C 21A39C
                                                         DISPLAY SIGNON
                                CALL
                                        tymsg
082F CD920C
                   213
                   214 🥫
                   215 : MONITOR USES JUMPS IN RAM TO DIRECT INTERRUPTS
                   216 /
                                                         ; RST7. 5 JUMP LOCATION USED BY MONITOR
                                      - HJRST75
                   217
                                \mathsf{LXI}
0832 210420
                                        B, RXI
                                                         ; ADDRESS OF RX INT ROUTINE
0835 01000C
                   218
                                LXI
                   219
                                MVI
                                        м, осзн
                                                         ⇒LOAD 'JMP' OPCODE
0838 3603
                                                         JINC POINTER
083A 23
                   220
                                INX
                                        Η.
                                                         ⇒LOAD RXI LSB
083B 71
                   221
                                MOA
                                        M, C
                                                         INC POINTER
083C 23
                   222
                                INX
                                        M, B
                                                         ⇒LOAD RXI MSB
                   223
                                HOY
083D 70
                                                         RST6. 5 JUMP LOCATION USED BY MONITOR
                                     . H. RST65
                   224
                                LXI
083E 21CE20
                                                         ; ADDRESS OF TX INT ROUTINE
                                \mathsf{LXI}^{\circ}
                                        B. TXI
0841 01CE0C
                   225
                                        M, 9C3H
                                                         ;LOAD /JMP/ OPCODE
                   226
                                ΝVΙ
0844 3603
                   227
                                        Н
                                                         ; INC POINTER
0846 23
                              - INX
                                                         ; LOAD TXI LSB
                                        M, C
                                Yon
0847 71
                   228
                                                         ; INC POINTER
                                        Н
6848 23
                   229
                                -INX
                   230
                                YOM
                                        MβB
                                                         ; LOAD TXI MSB
0849 70
                                                         GET SET TO RESET INTERRUPTS
                                        A. 18H
                                ₩VI
084A 3E18
                   231
                                                         RESET INTERRUPTS
                   232
                                SIM
684C 30
                                                         ; ENABLE INTERRUPTS
984D FB
                   233
                               ·EI ,
                   234 i:
                    235 ; INITIALIZE BUFFER POINTER
                    236 i
                   237 i
                                                       ; SET RESULT BUFFER POINTERS
                                        H, RESBUF
084E 210028
                    238
                                LXI
                                                         RESULT CONSOLE POINTER
                                SHLD
                                         CNADR
                   239
0851 221320
                                                         RESULT LOAD POINTER
 0854 221020
                   240
                                SHLD
                                         LDADR
                    241 i
                    242 ; MAIN PROGRAM LOOP - CHECKS FOR CHANGE IN RESULT POINTERS, USART STATUS,
                   243 j
                                OR POLL STATUS
```

6-178 231311-001

	244 -			A Committee of the Comm
0857 CDEB05 0858 381520 0850 4F 085E CDF805 0861 281320 0864 7D 0865 281020 0868 BD 0869 C23908 086C DB89 086E E602 0870 C27008 0873 381620 0876 87 0877 C24C09	244 ; 245 CMDREC: 246 247 248 249 LOOPIT: 250 251 252 253 259 260 261 262 263 264 265	LDR MOV CRLL	CRLF PRMPT C. A ECHO CNADR A. L LDADR L DISPY STAT51 RDY GETCMD POLIN A TXPOL LOOPIT	DISPLAY CR GET CURRENT PROMPT CHR HOVE TO C DISPLAY IT GET CONSOLE POINTER SAVE POINTER LSB GET LOAD POINTER SAME LSB? NO, RESULTS NEED DISPLAYING VES, CHECK KEYBOARD CHR RECEIVED? HUST BE CHR SO GO GET IT GET POLL MODE STATUS IS IT 0? NO, THEN POLL OCCURRED VES, TRY AGAIN
	266 ;-			
•	267 ; 268 ; COMMAN 269 ; 278 ;	D RECOGN	IZER ROUTINE	÷.
0870 CD1F06	271 GETCMD:	CALL.	GETCH	GET CHR
0880 CDF805	272 .	CALL	ECHO	ECHO IT
0883 79	273	MOV	A.C	SETUP FOR COMPARE
0884 FE52	274	CPI	/R/	R?
0886 CAAF08 0889 FE53	275 276	JZ CPI	RDWN 'S'	GET MORE
088B CAD708	277	JZ	_	GET MORE
088E FE47	278	CPI	161	; G?
0890 CAFF08	279	JZ ·	_	GET MORE
0893 FE54	280	CPI	TT	1 <b>1.5</b>
0895 CA0E09	281	JZ		GET MORE
0898 FE41	282	CPI	'A'	A?
089A CA2209 089D FE5A	283 284	JZ CPI	ADWN :	GET MORE
089F CA3109	285	JZ	CHODE	YES, GO CHANGE MODE
08R2 FE03	290	CPI		CNTL-C?
08A4 CA0800	291	JZ	MONTOR.	EXIT TO MONITOR
98A7 0E3F	292 ILLEG:	MAI	C, '?!	PRINT?
08A9 CDF805	293	CALL		DISPLAY IT
08AC C35708	294 295	JMP	CMDREC	LOOP FOR COMMAND
08AF CD1F06 08B2 CDF805	296 RDWN:	CALL		GET NEXT CHR
98B5 79	297 298	CALL MOV		; ECHO IT ; SETUP FOR COMPARE
9886 FE4F	299	CPI	101	;0?
0888 CA5009	300	JZ ·	ROCHD	; RO COMMAND .
08BB FE53	301	CPI	<b>'</b> 5'	;S?
08BD CA6709	302	JZ	RSCMD	RS COMMAND
08C0 FE44	303	CPI	'D'	; D?
0802 CA7109	304	JZ	RDCMD 'P'	RD COMMAND
08C5 FE50 08C7 CAD809	305 306	CPI JZ	RPCMD	; P? ; RP COMMAND
08CA FE52	307	CPI	'R'	;R?
98CC CA9998	308	JZ	START	START OVER
09CF FE42	309	CPI	′B′	; B?
08D1 CA7809	310	JZ ·	RBCMD ·	RB COMMAND

6-179 231311-001

08D4	C3A708	311 312	JMP	ILLEG	; ILLEGAL, TRY AGAIN
9807	CD1F06		CALL	GETCH	GET NEXT CHR
	CDF805				ECHO IT
			MOV		SETUP FOR COMPARE
		316 :			; 0?
	CAR609	317	JZ		; SO COMMAND
	FE53		CPI		;5?
	CAB089		JZ		; SS COMMAND
		320	CPI		;R?
08EA	Caba09	321			; SR COMMAND
08ED	FE50	322	CPI	/P/	; P?
08EF	CRE209	323	JΖ	SPOND	SP COMMAND
08F2	FE42	324	CPI	′B′	; B?
98F4	CA8509	325	JZ	SBOMD	; SB COMMAND
	FE4C		CPI	'L'	;L?
	CASF09		JZ	SLCMD	SL_COMMAND
	C3A708	328	JMP	ILLEG	ILLEGAL TRY AGAIN
	02/11/02	329	0134		A TOTAL TITLE THE TANK THE TAN
AOCC	CD1F06		CALL	GETCH	GET NEXT CHR
	CDF805	331	CALL		ECHO IT
		332	MOV		SETUP FOR COMPARE
	FE52		CPI	·	;R?
			JZ)		GR COMMAND
090B	C3A708	335	JMP ·	ILLEG	; ILLEGAL, TRY AGAIN
		336			.*
090E	CD1F96	337 TDWN:	CALL	GETCH	GET NEXT CHR
0911	CDF895	338	CALL	ECH0	;ECHO IT
0914	78	339	HOY	A, B	SETUP FOR COMPARE
0915	FE46	340	CPI	<sup>γ</sup> F′	₹?
	CREC09			TECMD	; TF COMMAND
	FE4C		CPI		iL?
	CA9989		JZ	TLCHO ·	
	C3A708				; ILLEGAL, TRY AGAIN
6511	03/11/00	345	3711	ILLLO	/ LELEGIE) TRY HUNIN
6022	COVER		0011	сетси	. CET NEVT CUD
	CD1F06				
	CDF895			ECH0	
		348			SETUP FOR COMPARE
					₹F?
				AFCMD .	
092E	C3A708	351	JMP	ILLEG	; ILLEGAL; TRY AGAIN
		352 ;			
		353 ; RESET I	POLL MODE	e response – Char	NGE PROMPT CHR AS INDICATOR
	-	354 ;			
<b>09</b> 31	F3	355 CMODE:	DI		DISABLE INTERRUPTS
8932	3A1520	356	LDA	PRMPT	GET CURRENT PROMPT
9935	FE2D	357	CPI	/ <u>-</u> /	NORMAL MODE?
	C24309		JNZ		: NO. CHANGE IT
	3E2B				NEW PROMPT
	321520				STORE NEW PROMPT
	521526 FB	200	EI		; ENABLE INTERRUPTS
	CD 25700	•			
	C35708				RETURN TO LOOP
		367 SM:			NEW PROMPT CHR
	321520			PRMPT	STORE IT
0948		369	EI		; ENABLE INTERRUPTS
0949	C35708	370	JMP	CMDREC	RETURN TO LOOP
	-	371 ;			
	_	372 ;			
				-	

6-180 231311-001

			. *	
	373 ; TRANSMIT ANS	KER TO POLL SETUP		
2010 2500	374 ;			
094C 3E00	382 TXPOL: MVI	A, 60H	CLEAR POLL INDICATOR	
094E 321620	384 STA	POLIN	; INDICATOR ADR	
9951 216198	385 LXI	H, LOOPIT	SETUP STACK FOR COMMAND OUTPUT	
0954 E5	386 PUSH	H	PUT RETURN TO CHOREC ON STACK	
0955 0604	387 MVI	B, 04H	GET # OF PARAMETERS READY	
0957 212020	388 FXI	H. CMDBF1	POINT TO SPECIAL BUFFER	
095A C3FF0A	389 JMP	COMM2	JUMP TO CONMAND OUTPUTER	
	390 ;			
	39 <b>1</b> ;			
	392 ;			
	393 ; COMMAND IMPLE	MENTING ROUTINES	,	
	394 ;			
	395;			
	396 ; RO - RESET OF	PERATING MODE		
	397 ;			
0950 0601	398 ROCMD: MVI	B, 01H	# OF PARAMETERS	
095F 0E51	399 MVI	C, 51H	COMMEND	
0961 CDE50A	400 CALL	COMM .	GET PARAMETERS AND ISSUE COMMAND	
0964 C35708	401 JMP	CMDREC	GET NEXT COMMAND	
	402 ;			
	403 ; RS - RESET SE	ERIAL I/O MODE CO	MMAND .	
	494 ;			
0967 0601	405 RSCMD: MVI	B, 01H	;# OF PARAMETERS	
<b>09</b> 69 0E60	406 MVI	C, 60H	COMMAND	
096B CDE50A	407 CALL	COMM	GET PARAMETERS AND ISSUE COMMAND	
096E_C35708	408 JMP	CMDREC	GET NEXT CONNAND	
	409 ;			
	410 ; RD - RECEIVER	R DISABLE COMMAND	•	
	411 ;			
0971 0600	412 RDCMD: MVI	B, 00H	# OF PRRMETERS	
0973 0EC5	413 MVI	C, 0C5H	COMMAND	
0975 CDE50R	414 CALL	COMM	; ISSUE COMMAND	
0978 C35708	415 JMP	CMDREC	GET NEXT COMMAND	
	416 ;			
	417 ; RB - RESET OF	NE BIT DELAY COMM	AND • '	
	418 ;			
097B 0601	419 RBCMD: MVI		; # OF PARAMETERS	
0970 0E64	420 MYI	C, 64H	COMMAND	
097F CDESOR	421 CRLL	COMM ·	GET PARAMETER AND ISSUE COMMAND	
0982 C35708	422 JMP	CMDREC	FGET NEXT COMMAND	
	423 :			
	424 ; SB - SET ONE	BIT DELAY COMMAN	D	
	425 ;			
0985 0601	426 SBCMD: MVI		# OF PARAMETERS	
0987 0EA4	427 MYI	C, <del>011</del> 4H .	COMMEND	
0989 CDE50A	428 . CALL	CORM	GET PARAMETER AND ISSUE COMMAND	
098C C35708 ·	429 JMP	CHOREC	GET NEXT COMMAND	
	430 ;			
	431 ; SL - SELECTIV	E LOOP RECEIVE C	DMMAND	
	432 ;		,	
098F 0604	433 SLCMD: MVI	B, 04H	; # OF PARAMETERES	
0991 0EC2	434 MYI		; COMMAND	
0993 CDE50A	435 CALL	COMM	GET PARAMETERS AND ISSUE COMMAND	
0996 C35708	436 JMP	CMDREC	GET NEXT COMMAND	
	437 ;		* 4	
	438 ; TL - TRANSMIT	LOOP COMMAND		
			k	

6-181

		7	
	439 ;		
0999 210020	440 TLCMD: LXI	H, CMDBUF	
0990 0602	441 MVI	B, 02H	LOAD PARAMETER COUNTER
099E 36CA	442 MVI	M. OCAH	; LOAD COMMAND INTO BUFFER
09A0 210220	443 LXI	H, CNDBUF+2	
09A3 C3F609	444 JMP	TFCMD1	FINISH OFF COMMAND IN TF ROUTINE
	445 ;		
	446 ; 50 - SET OPER	RATING MODE COMM	AND:
	447 ;		
09R6 0601	448 SOCMD: MVI	B, 01H	# OF PARAMETERS
09R8 0E91	449 MVI	C, 91H	COMMAND
09AA CDE50A	459 CALL	COMM	GET PARAMETER AND ISSUE COMMAND
09AD C357 <b>0</b> 8	451 JMP	CMDREC	GET NEXT COMMAND
	452 ;		
	453 / 55 - SET SER	IAL I/O COMMAND	
	454 ;		
0980 0601	455 SSCMD: MVI	B. 01H	# OF PARAMETERS
0982 0EA0	456 MVI	C, 0A0H	COMMAND
0984 CDE50A	457 CALL	COMM -	GET PARAMETER AND ISSUE COMMAND
0987 C35708	458 JMP	CMDREC	GET NEXT COMMAND
	459 ;		
	460 ; SR - SELECTIV	/E RECEIVE COMMAI	ND ,
	461 ;		
098A 0604	462 SRCMD: MYI	B, 04H	# OF PARAMETERS
09BC 0EC1	463 MVI	C. 0C1H	; Command
09BE CDE50A	464 CALL	COMM	GET PARAMETERS AND ISSUE COMMAND
09C1 C35708	465 JMP	CHOREC	GET NEXT COMMAND
	466 ;		
	467 : GR - GENERAL	RECEIVE COMMAND	
	468 <i>i</i>		
0904 0602	469 GRCMD: MVI		NO PARAMETERS
09C6 0EC0	478 MVI		COMMAND
09C8 CDE50A	471 CALL	COMM	ISSUE COMMAND
0908 C35708	472 JMP	CMDREC	GET NEXT COMMAND
	473 ;		
	474 ; AF - ABORT FI	RAME COMMAND	
	475 ;		
	476 AFCND: MVI		NO PARAMETERS
09D0 0ECC		· C, OCCH	COMMAND
09D2 CDE50A	478 CALL	COMM	ISSUE COMMAND
0905 C35708	479 · JMP	CMDREC	GET NEXT COMMAND
	488 ;		
	481 ; RP - RESET P	ORT COMMAND	
	482 ;		
0908 0601	483 RPCMD: MYI		; # OF PARAMETERS
09DA 0E63	484 MVI		; COMMAND
09DC CDE50A	485 CALL		GET PARAMETER AND ISSUE COMMAND
09DF C35708	486 JAP	CMDREC	GET NEXT COMMAND
	487		•
	488 ; SP - SET POR	t command	*
	489 ;		
09E2 0601	490 SPCMD: MVI	8, 01H	# OF PARAMETERS
09E4 0EA3	491 MVI	C, 0A3H	; COMMAND
09E6 CDE50A	492 CALL		GET PARAMETER AND ISSUE COMMAND
09E9 C35708	493 JMP	CMDREC	GET NEX COMMAND
	494 ;		•
	495 , TF - TRANSMI	T FRAME COMMAND	
	496 ;		•
-			

6-182 231311-001

09EC 210020	497 TECMD 1 XT	H. CHORNE	SET COMMAND BUFFER POINTER
09EF 0602	498 MVI	B. 02H	LOAD PARAMETER COUNTER
09F1 36C8			LOAD COMMAND INTO BUFFER
09F3 210220		H. CMDBUF+2	POINT AT ADR AND CNTL POSITIONS
09F6 78	501 TFCMD1: MOY	A, B	TEST PARAMETER COUNT
09F7 A7	502 ANA		
09F8 CR070A			; YES, LOAD TX DATA BUFFER
09FB CDADOA	594 . CALL	PARIN	
09FE DAA768	505 JC ·		; ILLEGAL CHR RETURNED
0A01 23	506 INX		
0A02 05	507 DCR	8	; INC COMMAND BUFFER POINTER ; DEC PARAMETER COUNTER
0 <del>0</del> 03 77	568 MOV		; LOAD PARAMETER INTO COMMAND BUFFER
0A04 C3F609	509 лүР		GET NEXT PARAMETER
	510		
	511 TBUFL: LXI	H, TXBUF	; LOAD TX DATA BUFFER POINTER
0A0A 010000		B, 6990H	; CLEAR BC - BYTE COUNTER
	513 TBUFL1: PUSH	В	SAVE BYTE COUNTER
0A0È CDADOA	514 CALL		GET DATA, ALIAS PARAMETER
0A11 DA180A	515 JC		; MAYBE END IF ILLEGAL
0A14 77	516 MOV	M, A	; LOAD DATA BYTE INTO BUFFER
0A15 23	517 INX	H	; INC BUFFER POINTER .
0A16 C1 .	518 POP	В	RESTORE BYTE COUNTER
0A17 03	519 INX	В	; INC BYTE COUNTER
0A18 C30D0A		TBUFL1	FGET NEXT DATA
0A1B FE0D	521. ENDCHK: CPI	CR	RETURNED ILLEGAL CHR CR?
0A1D CA240A	522 JZ	TBUFFL	THEN TX BUFFER FULL
0A20 C1	523 POP	B	RESTORE B TO SAVE STACK
0A21 C3A708	524 JMP	ILLE6	; ILLEGAL CHR
0A24 C1	525 TBUFFL: POP	В	RESTORE BYTE COUNTER *
0A25 210120	526 LXI	H, CMOBUF+1	POINT INTO COMMAND BUFFER
0A28 71	527 MOY	M, C	STORE BYTE COUNT LSB
0A29 23	528 INX	H	; INC POINTER
0A2A 70	529 MOY	M B	ESTORE BYTE COUNT MSB .
9A2B 0604	530 MVI	B, 94H	;LOAD PARAMETER COUNT INTO B
0A2D 21360A	531 LXI	H, TFRET	GET RETURN ADR FOR THIS ROUTINE
0A30 C5	532 PUSH	В	; PUSH ONCE
0A31 E3	533 XTHL		; PUT RETURN ON STACK
0A32 C5	534 PUSH	₿.	; PUSH IT SO CMDOUT CAN USE IT
0A33 C3FB0A	535 JMP	CMDOUT	ISSUE COMMAND
0A36 C35708	536 TFRET: JMP	CMDREC	GET NEXT COMMAND
	537 :		
	538 ;		
			RESULT BUFFER WHEN LOAD AND CONSOLE
	540 ; POINTERS ARE (	DIFFERENT.	
	541 ;		
	542 ;		
0A39 1605	543 DISPY: MVI		D IS RESULT COUNTER
0R3B 2R1320 (	544 LHLD	CNADR	GET CONSOLE POINTER
0A3E E5	545 PUSH	Н	SAVE IT
0A3F 7E	546 MOV	A. M	GET RESULT IC
0A40 E61F	547 - ANI	1FH	LIMIT TO RESULT CODE
0A42 FE0C	548 . CPI	0CH	FEST IF RX OR TX SOURCE
0A44 DA620A	549 JC	RXSORC .	CHRRY, THEN RX SOURCE
0A47 21C30C	550 TXSORC: LXI	H, TXIMSG	TX INT MESSAGE
0A4A CD920C	551 CALL	TYMSG	; DISPLAY IT
0A4D E1	552 DISPY2: POP	H -	RESTORE CONSOLE POINTER
'0A4E 7E	553 DISPY1: MOV	A,M .	GET RESULT
984F CDC796	554 CALL	NMOUT	CONVERT AND DISPLAY
	-		

6-183

	,			,
0A52 0E20	555	MYI	C. ′ ′	; SP CHR
0R54 CDF805	556	CALL	ECH0	; DISPLRY IT
0857 2C	557	INR	L	; INC BUFFER POINTER
0R58 15	558	DCR	D	; DEC RESULT COUNTER
0R59 C24E0R	559	JNZ	DISPY1	; NOT DONE
0A5C 221320	560	SHLD	CNADR	UPDATE CONSOLE POINTER
9A5F C35798	561	JMP	CHDREC	RETURN TO LOOP
9HUL C33160	562 ;	314	CHERLO	FRETORY TO EDGE
	563 ;	UED COUR	CE - DICRIGUE	RESULTS AND RECEVIE BUFFER CONTENTS
		YEK SOUK	CE - DISPLAY	RESULTS HIMD RECEVIE BUFFER CONTENTS
	565 ;			
	566 ;		II CHINCO	DI THE MESSAGE ORD
9862 21889C	567 RXSORC			
0A65 CD920C	568	CALL	TYMSG	; DISPLAY MESSAGE
9A68 E1	569	POP	H	RESTORE CONSOLE POINTER
0A69 7E	570 RX51:	MOA	A. M	RETRIEVE RESULT FROM BUFFER
ORGA CDC706	571	CALL	NMOUT	CONVERT AND DISPLAY IT
0A6D 0E20	572	MVI	C, ′ ′	RSCII SP
0A6F CDF805	573	CALL	ECH0	DISPLAY IT
0A72 2C	574	INR	Ł	; INC CONSOLE POINTER
0 <del>0</del> 73 15	: 575	DCR	D	; DEC RESULT COUNTER
9874 78	576	MOV	A D	GET SET TO TEST COUNTER
0A75 FE04	577	CPI	94H	; IS THE RESULT R0?
0A77 CAR20A	578	JZ	RØPT	YES, GO SAVE IT
0A7A FE03	579	CPI	03H	IS THE RESULT R1?
ORTC CRATOR	589	JZ	R1PT	; YES, GO SAVE IT
0A7F A7	581 RXS2:	ANA	A	TEST RESULT COUNTER
0A80 C2690A				NOT DONE YET, GET NEXT RESULT
0883 221320				DONE, SO UPDATE CONSOLE POINTER
0A86 CDE805				DISPLAY CR
0A89 210082				
	586	POP		RETRIEVE RECEIVED COUNT
0R8D 78			n. B C	; IS COUNT 0?
0A8E B1		ORA	_	USS OR PROVIDE LOOP
ease castes				YES, GO BACK TO LOOP
0A92 7E				; NO. GET CHR
0A93 C5				; SAVE BC
0A94 CDC706				CONVERT AND DISPLAY CHR
0A97 0E20	593	MVI		; ASCII SP
0A99 CDF805				DISPLAY IT TO SEPARATE DATA
0A9C C1				RESTORE BC
0A9D 0B				DEC COUNT
9A9E 23	597	INX	Н	INC POINTER
0A9F C38D0A	598	JMP	RX53	GET NEXT CHR
	599			
OAA2 4E	600 R0PT:	MOY	C, M	GET RØ FOR RESULT BUFFER
0AA3 C5	691	PUSH	8 .	; SAVE IT
0AA4 C37F0A	602	JMP	RXS2	; RETURN •
	603			
0887 C1	604 R1PT:	POP	В	GET RØ
9AR8 46	695	MOV		GET R1 FOR RESULT BUFFER
0AA9 C5			В	SAVE IT
ORAA C37FOA	687	JMP	RXS2	ramin Al
emin carren	688 ;	319	MAZE	
				•
	689 ;		-	
	610 ;	ETED THE	DUT - DODOMETS	D DETIDNED IN E DECICIED
-		FIEK TM	rui - rnknineit	R RETURNED IN E REGISTER
	612;			

6-184 231311-001

	(12 .			
BARD C5	613 ;		_	
	614 PARIN:	PUSH	В	SAVE BC
9AAE 1601	615	MAI	D. <b>01</b> H	SET CHR COUNTER
ORBO CD1F06	616	CALL	GETCH	;GET CHR
0AB3 CDF805	617	CALL	ECH0	;ECHO IT
0A86 79	618	MOV	A, C	; PUT CHR IN A
0AB7 FE20	619	CPI	//	; SP?
0AB9 C2E00A	620	JNZ	PARIN1	; NO, ILLEGAL, TRY AGAIN
ORBC CD1F06	-		GETCH	GET CHR OF PARAMETER
OABF CDF805		CALL	ECH0	
0AC2 CD5207		CALL		ECHO IT
0AC5 D2E00A			VALDG	; IS IT A VALID CHR?
0AC8 CDBB05		JNC	PARIN1	NO, TRY AGAIN
		CALL	CNVBN	CONVERT IT TO HEX
0ACB 4F		NOV -	C, A	; SAVE IT IN C
ØACC 7A		MOA	A, D	GET CHR COUNTER
OACD A7		ana	A	; IS IT 0?
ØACE CADCØA	629	JZ	PARIN2	; YES, DONE WITH THIS PARAMETER
0AD1 15	630	DCR	D	DEC CHR COUNTER
0AD2 AF	631	XRA	A	CLEAR CARRY
0AD3 79	632	MOV	A, C	RECOVER 1ST CHR
9 <del>8</del> 04 17		RAL		ROTRIE LEFT 4 PLACES
0AD5 17		RAL		ANOTHER EET 1 4 PERCES
0AD6 17		RAL		
0AD7 17		RAL	-	
OADS 5F			r o .	CO
		MOV	E, A	SAVE IT IN E
OADO C3BCOA		JMP	PARIN3	GET NEXT CHR
0ADC 79	639 PARINE: 1	_	A, C	;2ND CHR IN A
OADD B3		ORA	Ε	COMBINE BOTH CHRS
OADE C1	641	POP	В	RESTORE BC
ORDF C9	642	RET		RETURN TO CALLING PROGRAM
0RE0 79	643 PARIN1: 1	MOV	A,C	PUT ILLEGAL CHR IN A
0AE1 37	644	STC		SET CARRY AS ILLEGAL STATUS
ØRE2 C1		POP	В	RESTORE BC
0RE3 C9		RET	· .	RETURN TO CALLING PROGRAM
	647 ;			SACTORY TO CIRCLING FROMPH
	648 ;			
		DE TE OI	CCCD CIVI	•
	649 ; JUMP HER	KE IF BU	IFFEK FULL	
0RE4 CF	650 ;			
ONE4 CF	651 BUFFUL: (	DR	0CFH	EXIT TO MONITOR
	652 ;			
	653 ;			
	654 → COMMAND	DISPATO	HER	
	655		1	
	656 ;			
0AE5 210020	657 COMM: L	XI	H. CMDBUF	SET POINTER
ØRE8 C5			В	SAVE BC
0AE9 71			M, C	LOAD COMMAND INTO BUFFER
0AEA 78			A, B	
OREB R7				CHECK PARAMETER COUNTER
OREC CREBOA			A CHROUT	IS IT 8?
OREF CORDOR			CMDOUT	YES, GO ISSUE COMMAND
			PARIN	GET FARAMETER
ORF2 DRA708			ILLEG	: ILLEGAL CHR RETURNED
9AF5 23	665 1	NX	Н	INC BUFFER POINTER
0AF6 05	666 D	CR	8	DEC PARAMETER COUNTER
<del>00F</del> 7 77	667 M	10Y	M, A	PARAMETER TO BUFFER
ORF8 C3EAOA	668 J		COMM1	GET NEXT PARAMETER
0AFB 210020	669 CMDOUT: L	-	H, CMDBUF	REPOINT POINTER
OAFE C1			В	RESTORE PARAMETER COUNT
			-	ADESTORE CHRONETER COUNT

```
READ 8273 STATUS
                   671 COMM2:
                                        STRT73
                               IН
OAFF DB90 :
                                                         ROTATE CBSY INTO CARRY
                               RLC
0B01 07
                   672
                                                         ; WAIT FOR OK
                               JC
                                        COMM2
0B02 DAFF0A
                   673
                                                         ; OK, MOVE COMMAND INTO A
                                        A, M
                               MOV
0805 7E
                   674
                                                         ; OUTPUT COMMAND
                                        COMM73
0806 D390
                   675
                               OUT
                                        A, B
                                                         ;GET PARAMETER COUNT
                   676 PAR1:
                               MOY
0808 78
                                                         ; IS IT 0?
                               ana
0809 A7
                   677
                                                         ; YES, DONE, RETURN
080A C8
                                RΖ
                   678
                                        н
                                                         ; INC COMMAND BUFFER POINTER
                   679
                                INX
0B0B 23
                                                         ; DEC PARAMETER COUNT
                   680
                                DCR
0B0C 05
                                        STAT73
                                                         READ STATUS
                   681 PAR2:
                                ΙN
0800 D890
                                                         ; IS CPBF BIT SET?
                                        CPBF
                   682
                               ani
0B0F E620
                                        PAR2
                                                         HALT TIL ITS 0
                                JNZ
0811 C20D0B
                   683
                                                         ; OK, GET PARAMETER FROM BUFFER
                   684
                               MOA
                                        ALM €
0814 ?E
                                        Parm73
                                                         OUTPUT PARAMETER
                   685
                               OUT
0815 0391
                                                         ; GET NEXT PARAMETER
                                        PAR1
                                JMP.
0B17 C3080B
                   686
                   687 j
                   688 j
                   689 ; INITIALIZE AND ENABLE RX DMA CHANNEL
                   690 ;
                   691 i
                                                         ; DISABLE RX DAA CHANNEL
                                        A, DRDMA
0B1A 3E62
                   692 RXDMA:
                                MVI
                                                         :8257 MODE PORT
                                        M0DE57
081C D388
                                OUT
                   693
                                                         FRX BUFFER START ADDRESS
                                        B, RXBUF
                                LXI
                   694
0B1E 010082
                                                         ; RX BUFFER LSB
                   695
                                MOY
                                        A, C
0B21 79
                                        CHOADR
                                                         ; CHO ADR PORT
                   696
                                OUT
0B22 D3A0
                                                       RX BUFFER MSB
                                        A, B
                   697
                                HOV
0824 78
                                                         ; CH0 ADR PORT
                   698
                                OUT
                                        CHOADR
0825 D380
                                        B. RXTC
                                                         FRX OH TEERMINAL COUNT
                   699
                                \mathsf{LXI}
0B27 01FF41
                                                         ; RX TERMINAL COUNT LSB
                                         A, C
0B2A 79
                   700
                                MOA
                                                         CHO TO PORT
                                OUT
                                         снотс
                   701
0B2B D3A1
                                                         FRX TERMINAL COUNT MSB
                   702
                                MOA -
                                         A.B
ØB20-78
                                                         CH0 TC PORT
                   703
                                         CHOTC
082E D3R1
                                OUT
                                         a, endma
                                                         ; enable dma word
                    704
                                MVI
0B30 3E63
                                                         ;8257 MODE PORT
                    705
                                0UT
                                         MODE57
0B32 D3A8
                                                         RETURN
0B34 C9
                   706
                                ret
                   707 i
                    709 ; INITIALIZE AND ENABLE TX DNA CHANNEL
                    710 ;
                    711 ;
                                                          ; DISABLE TX DNA CHANNEL
                    712 TXDMR:
                                WΙ
                                         A, DTDMA
0B35 3E61
                                                          ;8257 MODE PORT
                                         MODE57
                    713
                                TUO
0B37 D3A8
                                                          ; TX BUFFER START ADDRESS
                                LXI
                                         B, TXBUF
                    714
010080 OB39
                                                          ; TX BUFFER LSB
                                MOV
                                         ብ C
                    715
 0B3C 79
                                                          ; CH1 ADR PORT
                                OUT
                                         CH1ADR
                    716
 0B30_03A2
                                                          ; TX BUFFER MSB
                                MOA
 0B3F 78
                    717
                                         AD B
                                         CH1ADR
                                                          ⇒ÇH1. ADR PORT
                                OUT
 0B40 D3A2
                    718
                                                          JTX CH TERMINAL COUNT
                    719 TXDMA1: LXI
                                         B. TXTC
 0B42 91FF81
                                                          ; TX TERMINAL COUNT LSB
                    720
                                MOY
                                         A.C
 9845 79
                                 OUT
                                         CH1TC
                                                          #CH1 TO PORT
                    721
 0846 D3A3
                                                          JY JERMINAL COUNT MSB
                                         A.B
 0848 78
                    722
                                 MOY
                                         CH1TC
                                                          CH1 TO PORT
                    723
                                 OUΤ
 0B49 D3A3
                                         a, endma
                                                          ; enable dha word
                                 ΜVΙ
 0B4B 3E63
                    724
                                                          ; 8257 MODE PORT
                                 OUT
                                         MODE57
 084D D388
                    725
                                                          RETURN
                                 RET .
 0B4F C9
                    726
                    727 i
                    728 j
```

6-186

		RUPT PRO	CESSING SECTION	
9099	730 ;	250	20000	
9000	731	ORG	9C99H	
	732 ;			
	733 ;	TIION THE		
	734 ) KEUE 735 )	TAFK TULL	ERRUPT ~ RST 7.	5 (LOC 3CH)
0000 E5	736 RXI:	PUSH	н	SAVE HL
0001 F5	<b>7</b> 37	PUSH	PSH	SAVE PSW
0002 C5	738	PUSH	В	SAVE BC
0003 D5	739	PUSH	D	SAVE DE
0004 3E62	740	MVI	A, DROMA	; DISABLE RX DMA
0006 D3A8	741	0UT	M0DE57	8257 MODE PORT
0008 3E18	742	MVI	A, 18H	RESET RST7. 5 F/F
000A 30	743	SIM		,
908B 1684	744 -	. MVI	D, 04H	; D IS RESULT COUNTER
0000 2A1020	745	LHLD	LDADR	GET LOAD POINTER
0C10 E5	746	PUSH	Н	; SAVE IT
0C11 E5	747	PUSH	H	; SAVE IT AGAIN
0C12 45	748	MOV	B, L	; SAVE LSB
0C13 2A1320	749	LHLD	CNADR	GET CONSOLE POINTER
0C16 04	750 RXI1:	INR	В	BUMP LOAD POINTER LSB
<b>9</b> 017 78	751	MOV	A, B	GET SET TO TEST
9C18 BD	752	CMP	L	: LOAD=CONSOLE?
0019 CAE40A	753	JZ	BUFFUL	YES, BUFFER FULL
0C1C 15	754	DCR	D	DEC COUNTER
0C1D C2160C	755	JNZ	RXI1	NOT DONE, TRY AGAIN
0020 1605	756	- NVI	D, 05H	RESET COUNTER
9022 E1	757	POP	Н	RESTORE LOAD, POINTER
0C23 D690		IN	STAT73	READ STATUS
0C25 E608	759	ANI	RXINT	TEST RX INT BIT
0027 CA390C	760	JZ	RXI3	DONE GO FINISH UP
0C2A DB90	761	IN.	STAT73	READ STATUS AGAIN
0C2C E602	762	ANI	RXIRA	IS RESULT READY?
9C2E CA230C	763	JZ	RXI2	; NO, TEST AGAIN
0031 DB93	764	IN	RXIR73	; YES, READ RESULT
0C33 77	765	HOV	M.A	STORE IN BUFFER
9C34 2C	766	INR	L	INC BUFFER POINTER
0C35 15	767	DCR	D	
<b>0</b> 036 0323 <b>0</b> 0	768	JNP	-	DEC COUNTER .
0C39 7A	769 RXI3:	MOA	RXI2 A.D	GET MORE RESULTS
0C3A A7	770	ANA	•	GET SET TO TEST
003B CA450C	771	JZ		ALL RESULTS?
9C3E 3600	772		RXI4	YES, SO FINISH UP
0C40 2C	773	MVI	м, оон ,	NO. LOAD 0 TIL DONE
0C41 15	774	INR	L	BUMP POINTER
0C42 C3390C		DCR	D	DEC COUNTER
0C45 221020	775 776 BYTA	JMP	RXI3	GO AGAIN \
	776 RXI4:	SHLD	LDADR	UPDATE LOAD POINTER
9048 3R1529	777	LDA	PRMPT	GET MODE INDICATOR
0C4B FE2D	778	CPI	7_/	NORMAL MODE?
0C4D CR850C	779	JZ.	RXI6	; YES, CLEAN UP BEFORE RETURN
	780 ;			
	781 ;		ODE SO CHECK CO	·
1	782 ;			SET UP SPECIAL TX COMMAND BUFFER
	783;	AND RE	TURN WITH POLL	INDICATOR NOT 0
	784 ;			
0C50 E1	785	P0P	H	GET PREVIOUS LOAD ADR POINTER
0C51 7E	786	MOA ·	A M	GET IC BYTE FROM BUFFER

0C52 E61E	787 ANI	1EH	; LOOK AT GOOD FRAME BITS
0C54 C2890C	788 JNZ	RXI5	; IF NOT 0, INTERRUPT WASN'T FROM A GOOD FRAME
<b>9</b> 057 20	789 INR	L	BYPASS RO AND R1 IN BUFFER
9C58 2C	790 INR	L	
0C59 2C	791 INR	L	
0C5A 56	792 MOV	D. M	GET ADR BYTE AND SAVE IT IN D
9C5B 2C	793 INR	L	
9C5C 7E	794 MOV	A. M	GET CNTL BYTE FROM BUFFER
0C5D FE93	795 CPI	SNRMP	; MAS IT SNRM-P?
0C5F CA6C0C	796 JZ	T1	; YES, GO SET RESPONSE
9062 FE11	797 CPI	RROP	; WAS IT RR(0)-P?
0064 C2890C	798 JNZ	RXI5	: YES, GO SET RESPONSE, OTHERNISE RETURN
0067 1E11	799 MVI	E, RROF	RR(0)-P SO SET RESPONSE TO RR(0)-F
8069 C36E80	800 JMP	TXRET	GO FINISH LOADING SPECIAL BUFFER
006C 1E73	801 T1: MVI	E, NSAF	; SNRM-P SO SET RESPONSE TO NSA-F
9C6E 212020	802 TXRET: LXI	H CMDBF1	SPECIAL BUFFER ADR
0071 3608	806 NVI	M, 0C8H	; LOAD TX FRAME COMMAND
0C73 23	806 INX	н	; INC POINTER
0074 3600	809 NVI	M, ØØH	; L0=0
<b>9</b> 076 23	810 INX	H	; INC POINTER
<b>8</b> 077 <b>3600</b>	811 MVI	M, 80H	:L1=0
0079 23	812 INX	Н	INC POINTER
0C7A 72	813 MOV -	M. D	: LOAD ROVD ADR BYTE
0C7B 23	814 INX	Н	; INC POINTER
9C7C 73	815 MOY	M/E	; LOAD RESPONSE CNTL BYTE
9C7D 3E01	816 MVI	A, 01H	SET POLL INDICATOR NOT 0
0C7F 321620	817 STA	POLIN	; LOAD POLL INDICATOR
0C82 C3890C	818 JMP	RXI5	RETURN
	819		
0C85 E1	828 RXI6: POP	н	CLEAN UP STACK IF NORMAL MODE
0086 C3890C	821 JMP	RXI5	RETURN
****	822		
0089 CD1A0B	823 RXI5: CALL	RXDNA	RESET DNA CHANNEL
9C8C D1	824 POP	D .	RESTORE REGISTERS
0C80 C1	825 POP	В	
008E F1	826 POP	PSW	
9C8F E1	827 POP	H	
0090 FB	828 EI		; ENABLE: INTERRUPTS
0C91 C9	829 RET		RETURN
0002 00	830 ;		/ NET ONY
	831 ;		
		- ASSIMES MES	SAGE STARTS AT HL
	833 /	. 113301123 142	2711(12 111 1 <u>12</u>
	834 ;		
0C92 C5	835 TYMSG: PUSH	8	; SAVE BC
9C93 7E	836 TYMSG2: MOV	A. M	GET ASCII CHR
0C94 23	837 INX	H	; INC POINTER
9C95 FEFF	838 CPI	ØFFH	STOP?
0C97 CAR10C	839. JZ	TYMSG1	; YES, GET SET FOR EXIT
9C9A 4F	840 MOV	C, A	SET UP FOR DISPLAY
909B CDF895	841 CALL	ECH0	DISPLAY CHR
009E 039300	842 JMP	TYMSG2	GET NEXT CHR
90A1 C1	843 TYM5G1: POP	B	RESTORE BC
8CR2 C9	844 RET	U	RETURN :
00N2 C3	845 ;		/ KE / UKII
	846		
	847 ; SIGNON MESSAG	:E	
		JE.	
	848 ;		

6-188 231311-001

```
0CA3 0D
                   849 SIGNON: DB
                                        CR, 18273 MONITOR V1. 11, CR, OFFH
0CA4 38323733
OCR8 204D4F4E
OCRC 49544F52
0CB0 20205631
0CB4 2E31
0CB6 0D
OCB7 FF
                   859 ;
                   851 >
                   852
                   853 : RECEIVER INTERRUPT MESSAGES
                   854 ;
                   855 i
0CB8 0D
                   856 RXIMSG: DB
                                        CR, 'RX INT - ', OFFH
OCB9 52582049
0CBD 4E54202D
0CC1 20
OCC2 FF
                   857;
                   858 ; TRANSMITTER INTERRUPT MESSAGES
                   859;
00CC3 0D
                   860 TXIMSG: DB
                                        CR, 'TX INT - ', OFFH
0CC4 54582049
0CC8 4E54202D
0CCC 20
OCCD FF
                   861 🥫
                   862 j
                   863 ; TRANSMITTER INTERRUPT ROUTINE
                   864 /
OCCE E5
                   865 TXI:
                               PUSH .
                                                         ; SAVE HL
OCCF F5
                   866
                               PUSH
                                        PSN.
                                                         ; save psw
0CD0 C5
                   867
                               PUSH
                                        В
                                                         ; SAVE BC
0CD1 D5
                   868
                               PUSH
                                        Ð
                                                         ; save de
0CD2 3E61
                   869
                               MVI ...
                                        a, otdma
                                                         ; DISABLE TX DMA
OCD4 D3A8
                   870
                               OUT
                                        MODE57
                                                        ;8257 MODE PORT
9CD6 1604
                   871
                               MYI
                                        D, 04H
                                                         ; SET COUNTER
OCD8 281020
                   872
                                        LDADR
                                                         GET LOAD POINTER
                               LHLD
OCDB E5
                   873
                               PUSH
                                                         ; SAYE IT
                                        Н
0CDC 45
                   874
                               MOV
                                        B, L
                                                         SAVE LSB IN B
0CDD 2A1320
                   875
                               LHLD
                                        CNADR
                                                         GET CONSOLE POINTER
0CE0 04
                   876 TXI1:
                               INR
                                        В
                                                         ; INC POINTER
0CE1 78
                   877
                               MOY
                                        A, B
                                                         GET SET TO TEST
OCE2 BD
                   878
                               CMP
                                                         ; LOAD=CONSOLE?
OCE3 CRE40A
                                                         , YES, BUFFER FULL
                   879
                                        BUFFUL
                                JΖ
0CE6 15
                   880
                               DCR
                                        Ð
                                                         ; NO, TEST NEXT LOCATION
0CE7 C2E00C
                                        TXI1
                   881
                                JNZ
                                                         ; TRY AGAIN
Ocea e1
                   882
                                POP
                                                         RESTORE LOAD POINTER
OCEB DB92
                   883
                                        TXIR73
                                                         FREAD RESULT
                                IN
OCED 77
                                       M.A
                                                        STORE IN BUFFER
                   884
                               MOV
OCEE 20
                  885
                               INR
                                        Ļ
                                                         ; INR POINTER
0CEF 3600
                   886
                               MVI
                                                         ; EXTRA RESULT SPOTS 0
                                        м, оон
0CF1 2C -
                   887
                                inr
                                        L
0CF2 3600
                   888
                                ΝVΙ
                                        M, 00H
0CF4 2C
                   889
                                inr
                                        L
9CF5 3699
                   890
                               M∀I
                                        м, оон
OCF7 20
                   891
                               INR
                                        L
```

6-189

0CF8 3600 0CFR 2C 0CFB 221020 0CFE CD350B 0D01 D1 0D02 C1 0D03 F1 0D04 E1 0D05 FB 0D06 C9	983 984 985 986 ; 987 ;	MVI INR SHLD CRLL POP POP POP EI RET	M. 00H L LDADR TXDMA D B PSH H	; UPDATE LOAD POINTER ; RESET DNA CHANNEL ; RESTORE DE ; RESTORE BC ; RESTORE PSW ; RESTORE HL ; ENABLE INTERRUPTS ; RETURN
	952;			•
	953 ;	END		,
	954	END	,	

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS				
ADWN A 0922 AFCMD A 090	CE BUFFUL A ØRE4 CHØADR	R 00R0 CHOTC R 00R1 (	H1ADR A 98A2	CH1TC A 00A3
CMD51 A 0027 CMDBF1 A 202	20 CMDBUFA 2000 CMDOUT	A GAFB CMOREC A 9857 6	MODE A 0931	CNAOR A 2013
CNT053 A 009C CNT153 A 009	90 CNT253 A 009E CNTL51	R 0089 CNTLC A 0003 C	NVBN A 0588	COBR A 000C
COMM A GRES COMMI A GRE	ea comm2 algaff comm73	A 0090 CPBF A 0020 C	XR £1.000000	CRLF A 05EB
DEM A 8000 DEMODE A 202	27 DISPY A 0A39 DISPY1	A 0A4E DISPY2 A 0A4D D	XXXXX A 8862	DTDMA A 8061
ECHO A 05F8 ENDCHK A 0A1	LB ENDMA A 0063 GDWN	R 08FF GETCH R 061F 6	etchd a 887D	GRCMO A 89C4
ILLEG A 08A7 LDADR A 201	to LF A 000A LKBR1	R 2017 LKBR2 A 2018 L	.00PIT A 0861	MDCNTO A 0036
MDCNT2 R 00B6 MDE51 R 000	CE MODE53 A 009B MODE57	A 60AS MONTOR A 660S N	MOUT A 06C7	NSRF A 0073
PAR1 A 0808 PAR2 A 086	ad Parin Alahad Parini	. A ORĘO PARIN2 A OADC F	PARINS A BABC	PARM73 A 0091
POLIN R 2016 PRMPT R 201	15 RØPT A ØAA2 R1PT	A GAÀ7 RECND A G97B A	RDCMD A 0971	ROWN A 88AF
RDY A 8882 RESBUF A 288	00 RESL73 A 0091 ROCMD	A 095D RPCMD A 0908 F	ROF A 0011	RR9P A 0011
RSCMD A 0967 RST65 A 200	CE RST75 A 2004 RXBUF	A 8200 RXD51 A 0088 A	RXDMA A 081A	RXI A 0C00
RXI1 A 0016 RXI2 A 002	23 RXI3 A 0C39 RXI4	A 0C45 RXI5 A 0C89 F	XI6 A 0C85	RXIMSG A OCB8
RXINT A 0006 RXIR73 A 005	93 RXIRA A 0002 RXS1	n ones RXS2 n ones F	RXS3 A 0A8D	RXSORC A 8A62
RXTC A 41FF SBCMD A 098	85 SDWN A 08D7 SIGNON	A 0CA3 SLCMD A 098F S	SNRMP A 0093	50CMD - A 89A6
SPCMD A 09E2 SRCMD A 09E	BA SSCMD 6 0980 START	A 0800 STAT51 A 0089 S	TAT57 A 00A8	Stat?3 a 0090
STKSRT A 2000 SW A 094		A 0A24 TBUFL A 0A07 T	ibuflia gago	TOWN A 090E
TEST73 A 0092 TFCND A 098	EC TFCMD1 A 09F6 TFRET	A 0A36 TLCMD A 0999 1	TRUE A 0000	TRUE1 A 6666
TXBUF A 8000 TXD51 A 008	88 TXDMA A 0835 TXDMA1	R 0B42 TXI R 0CCE 1	IXI1 A OCEO	TXINSG A OCC3
TXINT A 0004 TXIR73 A 003	92 TXIRA A 0001 TXPOL	A 894C TXRET A 806E T	ixsorc a <del>oa</del> 47	TXTC A 81FF
TYMSG A 0C92 TYMSG1 A 0CA	A1 TYMSG2 A 0C93 YALDG	A 075E .		

ASSEMBLY COMPLETE, NO ERRORS