

Jeing The 8251 Universal on out of the 18 of t © Intel Corporation, 1976

# Using the 8251 Universal Synchronous/ Asynchronous Receiver/Transmitter

# **Contents**

INTRODUCTION

COMMUNICATION FORMATS

BLOCK DIAGRAM

Receiver Transmitter Modem Control I/O Control

#### INTERFACE SIGNALS

CPU-Related Signals Device-Related Signals

MODE SELECTION

PROCESSOR DATA LINK

CONCLUSION

APPENDIX A

8251 Design Hints

6-114 231309-001

#### INTRODUCTION

The Intel 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) which is capable of operating with a wide variety of serial communication formats. Since many peripheral devices are available with serial interfaces, the 8251 can be used to interface a microcomputer to a broad spectrum of peripherals, as well as to a serial communications channel. The 8251 is part of the MCS-80<sup>TM</sup> Microprocessor Family, and as such it is capable of interfacing to the 8080 system with a minimum of external hardware.

This application note describes the 8251 as a component and then explains its use in sample applications via several examples. A specific use of the 8251 to facilitate communication between two MCS-80 systems is discussed in detail from both the hardware and software viewpoints. The first two sections of this application note describe the 8251 first from a functional standpoint and then on a detailed level. The function of each input and output pin is fully defined. The next section describes the various operating modes and how they can be selected, and finally, a sample design is discussed using the 8251 as a data link between the MCS-80 systems.

#### COMMUNICATION FORMATS

Serial communications, either on a data link or with a local peripheral, occurs in one of two basic formats; asynchronous or synchronous. These formats are similar in that they both require framing information to be added to the data to enable proper detection of the character at the receiving end. The major difference between the two formats is that the asynchronous format requires framing information to be added to each character, while the synchronous format adds framing information to blocks of data, or messages. Since the synchronous format is more efficient than the asynchronous format but requires more complex decoding, it is typically found on high-speed data links, while the asynchronous format is used on lower speed lines.

The asynchronous format starts with the basic data bits to be transmitted and adds a "START" bit to the front of them and one or more "STOP" bits behind them as they are transmitted. The START bit is a logical zero, or SPACE, and is defined as the positive voltage level by RS-232-C. The STOP bit is a logical one, or MARK, and is defined as the negative voltage level by RS-232-C. In current loop applications current flow normally indicates a MARK and lack of current a SPACE. The START bit tells the receiver to start assembling a character and allows the receiver to synchronize itself with the transmitter. Since this synchronization only

has to last for the duration of the character (the next character will contain a new START bit), this method works quite well assuming a properly designed receiver. One or more STOP bits are added to the end of the character to ensure that the START bit of the next character will cause a transition on the communication line and to give the receiver time to "catch up" with the transmitter if its basic clock happens to be running slightly slower than that of the transmitter. If, on the other hand, the receiver clock happens to be running slightly faster than the transmitter clock, the receiver will perceive gaps between characters but will still correctly decode the data. Because of this tolerance to minor frequency deviations, it is not necessary that the transmitter and receiver clocks be locked to the identical frequency for successful asynchronous communication.

The synchronous format, instead of adding bits to each character, groups characters into records and adds framing characters to the record. The framing characters are generally known as SYN characters and are used by the receiver to determine where the character boundaries are in a string of bits. Since synchronization must be held over a fairly long stream of data, bit synchronization is normally either extracted from the communication channel by the modem or supplied from an external source.

An example of the synchronous and asynchronous formats is shown in Figure 1. The synchronous format shown is fairly typical in that it requires two SYN characters at the start of the message. The asynchronous format, also typical, requires a START bit preceding each character and a single STOP bit following it. In both cases, two 8-bit characters are to be transmitted. In the asynchronous mode 10\*n bits are used to transmit n characters and in the synchronous mode 8N + 16 bits are used. For the example shown the asynchronous mode is actually more efficient, using 20 bits versus 32. To transmit a thousand characters in the asynchronous mode, however, takes 10,000 bits versus 8,016 for the synchronous format mode. For long messages the synchronous format becomes much more efficient than the asynchronous format; the crossover point for the examples shown in Figure 1 is eight characters, for which both formats require 80 bits.

In addition to the differences in format between synchronous and asynchronous communication, there are differences with regards to the type of modems that can be used. Asynchronous modems typically employ FSK (Frequency Shift Keying) techniques which simply generate one audio tone for a MARK and another for a SPACE. The receiving modem detects these tones on the telephone




Figure 1. Transmission Formats

line, converts them to logical signals, and presents them to the receiving terminal. Since the modem itself is not concerned with the transmission speed, it can handle baud rates from zero to its maximum speed. Synchronous modems, in contrast to asynchronous modems, supply timing information to the terminal and require data to be presented to them in synchronism with this timing information. Synchronous modems, because of this extra clocking, are only capable of operating at certain preset baud rates. The receiving modem, which has an oscillator running at the same frequency as the transmitting modem, phase locks its clock to that of the transmitter and interprets changes of phase as data.

In some cases it is desirable to operate in a hybrid mode which involves transmitting data with the asynchronous format using a synchronous modem. This occurs when an increase in operating speed is required without a change in the basic protocol of the system. This hybrid technique is known as isosynchronous and involves the generation of the start and stop bits associated with the asynchronous format, while still using the modem clock for bit synchronization.

The 8251 USART has been designed to meet a broad spectrum of requirements in the synchronous, asynchronous, and isosynchronous modes. In the synchronous mode the 8251 operates with 5, 6, 7, or 8-bit characters. Even or odd parity can be optionally appended and checked. Synchronization can be achieved either externally via added hardware or internally via SYN character detection. SYN detection can be based on one or two characters which may or may not be the same. The single or double SYN characters are inserted into the data stream automatically if the software fails to supply data in time. The automatic generation of SYN characters is required to prevent the loss of synchronization. In the asynchronous mode the 8251 operates with the same data and parity structures as it does in the synchronous mode. In addition to appending a START bit to this data, the

8251 appends 1, 1½, or 2 STOP bits. Proper framing is checked by the receiver and a status flag set if an error occurs. In the asynchronous mode the USART can be programmed to accept clock rates of 16 or 64 times the required baud rate. Isosynchronous operation is a special case of asynchronous with the multiplier rate programmed as one instead of 16 or 64. Note that X1 operation is only valid if the clocks of the receiver and transmitter are synchronized.

The 8251 USART can transmit the three formats in half or full duplex mode and is double-buffered internally (i.e., the software has a complete character time to respond to a service request). Although the 8251 supports basic data set control signals (e.g., DTR and RTS), it does not fully support the signaling described in EIA-RS-232-C. Examples of unsupported signals are Carrier Detect (CF), Ring Indicator (CE), and the secondary channel signals. In some cases an additional port will be required to implement these signals. The 8251 also does not interface to the voltage levels required by EIA-RS-232-C; drivers and receivers must be added to accomplish this interface.

#### BLOCK DIAGRAM

A block diagram of the 8251 is shown in Figure 2. As can be seen in the figure, the 8251 consists of five major sections which communicate with each other on an internal data bus. The five sections are the receiver, transmitter, modem control, read/write control, and I/O Buffer. In order to facilitate discussion, the I/O Buffer has been shown broken down into its three major subsections: the status buffer, the transmit data/command buffer, and the receive data buffer.

#### Receiver

The receiver accepts serial data on the RxD pin and converts it to parallel data according to the appropriate format. When the 8251 is in the asynchronous mode and it is ready to accept a character




Figure 2. 8251 Block Diagram

(i.e., it is not in the process of receiving a character), it looks for a low level on the RxD line. When it sees the low level, it assumes that it is a START bit and enables an internal counter. At a count equivalent to one-half of a bit time, the RxD line is sampled again. If the line is still low, a valid START bit has probably been received and the 8251 proceeds to assemble the character. If the RxD line is high when it is sampled, then either a noise pulse has occurred on the line or the receiver has become enabled in the middle of the transmission of a character. In either case the receiver aborts its operation and prepares itself to accept a new character. After the successful reception of a START bit the 8251 clocks in the data, parity, and STOP bits, and then transfers the data on the internal data bus to the receive data register. When operating with less than 8 bits, the characters are right-justified. The RxRDY signal is asserted to indicate that a character is available.

In the synchronous mode the receiver simply clocks in the specified number of data bits and transfers them to the receiver buffer register, setting RxRDY. Since the receiver blindly groups data bits into characters, there must be a means of synchronizing the receiver to the transmitter so that the proper character boundaries are maintained in the serial data stream. This synchronization is achieved in the HUNT mode.

In the HUNT mode the 8251 shifts in data on the

RxD line one bit at a time. After each bit is received, the receiver register is compared to a register holding the SYN character (program loaded). If the two registers are not equal, the 8251 shifts in another bit and repeats the comparison. When the registers compare as equal, the 8251 ends the HUNT mode and raises the SYNDET line to indicate that it has achieved synchronization. If the USART has been programmed to operate with two SYN characters the process is as described above, except that two contiguous characters from the line must compare to the two stored SYN characters before synchronization is declared. Parity is not checked. If the USART has been programmed to accept external synchronization, the SYNDET pin is used as an input to synchronize the receiver. The timing necessary to do this is discussed in the SIGNALS section of this note. The USART enters the HUNT mode when it is initialized into the synchronous mode or when it is commanded to do so by the command instruction. Before the receiver is operated, it must be enabled by the RxE bit (D<sub>2</sub>) of the command instructions. If this bit is not set the receiver will not assert the RxRDY bit.

### Transmitter

The transmitter accepts parallel data from the processor, adds the appropriate framing information, serializes it, and transmits it on the TxD pin. In the asynchronous mode the transmitter always

adds a START bit; depending on how the unit is programmed, it also adds an optional even or odd parity bit, and either 1, 1½, or 2 STOP bits. In the synchronous mode no extra bits (other than parity, if enable) are generated by the transmitter unless the computer fails to send a character to the USART. If the USART is ready to transmit a character and a new character has not been supplied by the computer, the USART will transmit a SYN character. This is necessary since synchronous communications, unlike asynchronous communications, does not allow gaps between characters. If the USART is operating in the dual SYN mode, both SYN characters will be transmitted before the message can be resumed. The USART will not generate SYN characters until the software has supplied at least one character; i.e., the USART will fill 'holes' in the transmission but will not initiate transmission itself. The SYN characters which are to be transmitted by the USART are specified by the software during the initialization procedure. In either the synchronous or asynchronous modes, transmission is inhibited until TxEnable and the CTS input are asserted.

An additional feature of the transmitter is the ability to transmit a BREAK. A BREAK is a period of continuous SPACE on the communication line and is used in full duplex communication to interrupt the transmitting terminal. The 8251 USART will transmit a BREAK condition as long as bit 3 (SBRK) of the command register is set.

#### Modem Control

The modem control section provides for the generation of RTS and the reception of CTS. In addition, a general purpose output and a general purpose input are provided. The output is labeled DTR and the input is labeled DSR. DTR can be asserted by setting bit 2 of the command instruction; DSR can be sensed as bit 7 of the status register. Although the USART itself attaches no special significance to these signals, DTR (Data Terminal Ready) is normally assigned to the modem, indicating that the terminal is ready to communicate and DSR (Data Set Ready) is a signal from the modem indicating that it is ready for communications.

#### I/O Control

The Read/Write Control Logic decodes control signals on the 8080 control bus into signals which gate data on and off the USART's internal bus and controls the external I/O bus (DB<sub>0</sub>-DB<sub>7</sub>). The truth table for these operations is as follows:

If neither READ or WRITE is a zero, then the USART will not perform an I/O function. READ

CE	C/D	READ	WRITE	Function
0	0	0.	1	CPU Reads Data from USART
0	1	0	1	CPU Reads Status from USART
0	0	1	. 0	CPU Writes Data to USART
0	1	1	. 0	CPU Writes Command to USART
1	х	X	x	USART Bus Floating (NO-OP)

and WRITE being a zero at the same time is an illegal state with undefined results. The Read/Write Control Logic contains synchronization circuits so that the READ and WRITE pulses can occur at any time with respect to the clock inputs to the USART.

The I/O buffer contains the STATUS buffer, the RECEIVE DATA buffer and the XMIT DATA/ CMD buffer as shown in Figure 2. Note that although there are two registers which store data for transfer to the CPU (STATUS and RECEIVE DATA), there is only one register which stores data being transferred to the USART. The sharing of the input register for both transmit data and commands makes it important to ensure that the USART does not have data stored in this register before sending a command to the device. The TxRDY signal can be monitored to accomplish this. Neither data nor commands should be transferred to the USART if TxRDY is low. Failure to perform this check can result in erroneous data being transmitted.

#### INTERFACE SIGNALS

The interface signals of the 8251 USART can be broken down into two groups — a CPU-related group and a device-related group. The CPU-related signals have been designed to optimize the attachment of the 8251 to a MCS-80<sup>TM</sup> system. The device-related signals 'are intended to interface a modem or like device. Since many peripherals (TTY, CRT, etc.) can be obtained with a modemlike interface, the USART has a broad range of applications which do not include a modem. Note that although the USART provides a logical interface to an EIA-RS-232 device, it does not provide EIA compatible drive, and this must be added via circuitry external to the 8251. As an example of a peripheral interface application and to aid in understanding the signal descriptions which follow, Figure 3 shows a system configured to interface with a TTY or CRT.




Figure 3. Terminal Interface

CPU-Related Signals	•			status or data onto the data
V <sub>CC</sub> (26) I	+5 Volt Supply	_		bus.
GND (4) I	+5 Volt Common	WR (10)	Ι	A low on this input causes
CLK (20) I	The CLK input generates in- ternal device timing. No ex- ternal inputs or outputs are			the USART to accept data on the data bus as either a command or as a data char- acter.
	referenced to CLK, but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode or 4.5 times the clock inputs for an asynchronous mode. An additional constraint is imposed by the electrical specifications (ref. Appendix B) which require the period of CLK be between 0.42 µsec and 1.35 µsec. The CLK input can generally be connected to the Phase 2 (TTL) output of the 8224 clock generator.	TxRDY (15)	0	Transmitter Ready. This output signals the CPU that the USART is ready to accept a data character or command. It can be used as an interrupt to the system or, for polled operation, the CPU can check TxRDY using the status read operation. Note, however, that while the TxRDY status bit will be asserted whenever the XMIT DATA/CMD buffer is empty, the TxRDY output will be asserted only if the buffer is empty and the USART is enabled to transmit (i.e., CTS is
RESET (21) I	A high on this input per- forms a master reset on the 8251. The device returns to the idle mode and will re- main there until reinitialized	TxE (18)		low and TxEN is high). TxRDY will be reset when the USART receives a character from the program.  Transmitter Empty. A high
	with the appropriate control			output on this line indicates
DB <sub>7</sub> -DB <sub>0</sub> I/O (8,7,6,5,2,1, 28,27)	words.  The DB signals form a three- state bus which can be con- nected to the CPU data bus.  Control, status, and data are transferred on this bus. Note that the CPU always remains in control of the bus and all transfers are initiated by it.			that the parallel to serial converter in the transmitter is empty. In the synchronous mode, if the CPU has failed to load a new character in time, TxE will go high momentarily as SYN characters are loaded into the transmitter to fill the gap in transmitter.
CS (11) I	Chip Select. A low on this input enables communication between the USART and the CPU. Chip Select should go low when the USART is being addressed by the CPU.	RxRDY (14)	0	mission.  Transmitter Ready. This output goes high to indicate that the 8251 has received a character on its serial input and is ready to transfer it to the CPU. Although the receiver runs continuously, RxRDY
RD (13) I	Control/Data. During a read operation this pin selects either status or data to be input to the CPU (high=status, low=data). During a write operation this pin causes the USART to interpret the data on the bus as a command if it is high or as data if it is low. A low on this input causes the USART to gate either			will only be asserted if the RxE (Receive Enable) bit in the command register has been set. RxRDY can be connected to the interrupt structure or, for polled operation, the CPU can check the condition of RxRDY using a status read operation. RxRDY will be reset when the character is read by the CPU.

SYNDET (16) I/O Synch Detect. This line is used in the synchronous mode only. It can be either an input or output, depending on whether the initialization program sets the USART for external or internal synchronization. SYN-DET is reset to a zero by RE-SET. When in the internal synchronization mode, the USART uses SYNDET as an output to indicate that the device has detected the required SYN character(s). A high output indicates synchronization has been achieved. If the USART is programmed to operate with double SYN characters, SYN-DET will go high in the middle of the last bit of the second SYN character. SYN-DET will be reset by a status read operation. When in the external synchronization mode a positive-going input on the SYNDET line will cause the 8251 to start assembling characters on the next falling edge of RxC. The high input should be maintained at least

#### Device-Related Signals

DTR (24) O Data Terminal Ready. This is a general purpose output signal which can be set low by programming a '1' in command instruction bit 1. This signal allows additional device control.

this edge.

for one RxC cycle following

DSR (22)

I Data Set Ready. This is a general purpose input signal. The status of this signal can be tested by the CPU through a status read. This pin can be used to test device status and is read as bit 7 of the status register.

RTS (23)

O Request to Send. This is a general purpose output signal equivalent to DTR. RTS is normally used to request that the modem prepare itself to transmit (i.e., establish carrier). RTS can be asserted

in the command instruction.

CTS (17)

I Clear to Send. A low on this input enables the USART to transmit data. CTS is normally generated by the modem in response to a RTS.

(brought low) by setting bit 5

RxC (25) Í Receiver Clock. This clock controls the data rate of characters to be received by the USART. In the synchronous mode RxC is equivalent to the baud rate, and is supplied by the modem. In asynchronous mode RxC is 1, 16, or 64 times the baud rate. The clockdivision is preselected by the mode control instruction. Data is sampled by the USART on the rising edge of RxC.

RxD (3)

I Receiver Data. Characters are received serially on this pin and assembled into parallel characters. RxD is high true (i.e., High = MARK or ONE).

TxC (9)

I Transmitter Clock. This clock

Transmitter Clock. This clock controls the rate at which characters are transmitted by the USART. The relationship between clock rate and baud rate is the same as for RxC. Data is shifted out of the USART on the falling edge of TxC.

TxD (19) O Transmit Data. Parallel characters sent by the CPU are transmitted serially by the USART on this line. TxD is high true (i.e., High = MARK or ONE).

#### MODE SELECTION

The 8251 USART is capable of operating in a number of modes (e.g., synchronous or asynchronous). In order to keep the hardware as flexible as possible (both at the chip and end product level), these operating modes are selected via a series of control outputs to the USART. These mode control outputs must occur between the time the USART is reset and the time it is utilized for data transfer. Since the USART needs this information to structure its internal logic it is essential to complete the initialization before any attempts are made at data transfer (including reading status).

A flowchart of the initialization process appears in Figure 4. The first operation which must occur following a reset is the loading of the mode control




Figure 4. Initialization Flowchart

register. The mode control register is loaded by the first control output (C/ $\overline{D}$ =1,  $\overline{RD}$ =1,  $\overline{WR}$ =0,  $\overline{CS}$ =0) following a reset. The format of the mode control instruction is shown in Figure 5. The instruction can be considered as four 2-bit fields. The first 2-bit field (D<sub>1</sub> D<sub>0</sub>) determines whether the USART is to operate in the synchronous (00) or asynchronous mode. In the asynchronous mode this field also controls the clock scaling factor. As an example, if  $D_1$  and  $D_0$  are both ones, the  $\overline{RxC}$  and  $\overline{TxC}$ will be divided by 64 to establish the baud rate. The second field, D<sub>3</sub>-D<sub>2</sub>, determines the number of data bits in the character and the third, D<sub>5</sub>-D<sub>4</sub>, controls parity generation. Note that the parity bit (if enabled) is added to the data bits and is not considered as part of them when setting up the character length. As an example, standard ASCII transmission, which is seven data bits plus even parity, would be specified as:

X X 1 1 1 0 X X




Figure 5. Mode Instruction Format

The last field, D7-D6, has two meanings, depending on whether operation is to be in the synchronous or asynchronous mode. For the asynchronous mode (i.e.,  $D_1 D_0 \neq 00$ ), it controls the number of STOP bits to be transmitted with the character. Since the receiver will always operate with only one STOP bit, D<sub>7</sub> and D<sub>6</sub> only control the transmitter. In the synchronous mode ( $D_1$   $D_0 = 00$ ), this field controls the synchronizing process. Note that the choice of single or double SYN characters is independent of the choice of internal or external synchronization. This is because even though the receiver may operate with external synchronization logic, the transmitter must still know whether to send one or two SYN characters should the CPU fail to supply a character in time.

Following the loading of the mode instruction the appropriate SYN character (or characters) must be loaded if synchronous mode has been specified. The SYN character(s) are loaded by the same control output instruction used to load the mode instruction. The USART determines from the mode instruction whether no, one, or two SYN characters are required and uses the control output to load SYN characters until the required number are loaded.

At completion of the load of SYN characters (or after the mode instruction in the asynchronous mode), a command character is issued to the USART. The command instruction controls the operation of the USART within the basic framework established by the mode instruction. The format of the command instruction is shown in

Figure 6. Note that if, as an example, the USART is waiting for a SYN character load and instead is issued an internal reset command, it will accept the command as a SYN character instead of resetting. This situation, which should only occur if two independent programs control the USART, can be avoided by outputting three all zero characters as commands before issuing the internal reset command. The USART indicates its state in a status register which can be read under program control. The format of the status register read is shown in Figure 7.

When operating the receiver it is important to realize that RxE (bit 2 of the command instruction) only inhibits the assertion of RxRDY; it does not inhibit the actual reception of characters. Because the receiver is constantly running, it is possible for it to contain extraneous data when it is enabled. To avoid problems this data should be read from the USART and discarded. The read should be done immediately following the setting of Receive Enable in the asynchronous mode, and following the setting of Enter Hunt in the synchronous mode. It is not necessary to wait for RxRDY before executing the dummy read.




Figure 6. Command Instruction Format




Figure 7. Status Register Format

#### PROCESSOR DATA LINK

The ability to change the operating mode of the USART by software makes the 8251 an ideal device to use to implement a serial communication link. A terminal initially configured with a simple asynchronous protocol can be upgraded to a synchronous protocol such as IBM Binary Synchronous Communication by a software only upgrade. In order to demonstrate the use of the 8251 USART, the remainder of this document will describe the implementation of an interrupt-driven, full duplex communication link on the Intel MDSTM system. With minor modifications, the program developed could be used on the Intel SBC-80/10<sup>™</sup> OEM card, thus implementing a data link between the two systems. Such a facility can be used to down-load programs, run diagnostics, and maintain common data bases in multiprocessor systems.

The factors which must be considered in the design of such a link include the desired transmission rate and format, the error checking requirements, the desirability of full duplex operation, and the physical implementation of the link. The basic requirement of the system described here is that it allow an Intel SBC-80/10 OEM card to be loaded from an MDS development system, either locally or on the switched telephone network. An additional constraint is that the modem used on the switched network be readily available and inexpensive. These requirements led to the choice of a modem such as the Bell 103A to implement the link. These modems, which support full duplex communication at up to 300 band, are readily available from a number of sources at reasonable cost. These modems are also available in acoustically coupled versions which do not require permanent installation on the telephone network. Interface to the 103A modem is accomplished with nine wires: Protective Ground, Signal Ground, Transmitted Data, Received Data, Clear to Send, Data Set Ready, Data Terminal Ready, Carrier Detector, and Ringing Indicator.

The utilization of the interface signals to the modem is as follows:

Protective · Ground

Protective Ground is used to bond the chassis ground of the modem to that of the terminal.

Signal Ground

Signal Ground provides a common ground reference between the modem and the terminal.

Transmitted Data Transmitted Data is used to transfer serial data from the terminal to the modem. Received Data Received Data is used to transfer serial data from the modem to the terminal.

Clear to Send Clear to Send indicates that the modem has established a connection with a remote modem and is ready to transmit data.

Data Set Ready

Data Set Ready indicates that the modem is connected to the telephone line and is in the data mode.

Data Terminal Ready Data Terminal Ready is a signal from the terminal which permits the modem to enter the data mode.

Carrier Detector Carrier Detector is identical to Clear to Send in the 103 modem and will not be used in this interface.

Ringing Indicator Ringing Indicator indicates that the modem is receiving a ringing signal from the telephone system. This signal will not be used in the interface, since it is possible for the terminal to assert Data Terminal Ready whenever it is ready for the modem to "answer the telephone". The modem uses Data Set Ready to indicate that it has answered the call.

A block diagram showing the connections between the MDS and the SBC-80/10 through the modems is shown in Figure 8. Figure 9 shows the portion of the MDS monitor board devoted to the USARTs and Figure 10 shows the equivalent section of the SBC-80/10 board. Note that several signals on the MDS to not have the proper EIA defined voltage levels, and for this reason the adapter shown in Figure 11 was added to the MDS. The 390 pF capacitor was added to the 1488 driver to bring the rise time within EIA imposed limits of 30 volts/ usec. In Figure 7 the signal labels within the MDS and SBC-80/10 blocks correspond to the labels on the schematics, the signal labels within the modem blocks correspond to EIA conventions, and the signal labels on the wires between the blocks are abbreviations for the English language names of the signals.

As an example of how the USART clocks can be generated, circuits A27, A16, and A15 of Figure 9 form a divider of the OSC signal. The OSC signal has a frequency of 18.432 MHz and is generated by the 8224 which generates system timing for the 8080A. The 18.432 MHz signal results in a state time of 488 ns versus the normal 500 ns for the 8080A. (This does not violate 8080A specifications.) The 18.432 MHz signal can be divided by




Figure 8. System Block Diagram




Figure 9. EIA Adapter

30 and then 64 to give a 9600 baud communication standard. The 9600 baud signal can be further divided to give 4800, 2400, 1200, 600, and 300 baud signals. The 1200 baud signal can be divided by 11 to give a 109.1 baud signal which is within 1% of the 110 baud standard signal rate. Note that because of constraints on the CLK input 9600 baud operation is not possible in the X64 mode. The divide by 64 can be accomplished by dividing by 4 with a counter and then 16 within the USART.

In order to keep the system as general purpose as possible, it was decided to transmit 8-bit data characters with an appended odd parity bit. Having a full 8-bit byte available for data enables the transmission of codes such as ASCII (which is 7-level with an additional parity bit) to be transmitted and received transparently in the system. Also, of course, it allows 8-bit bytes from the 8080A memory to be transferred in one transmission character. If error checking beyond the parity check is required, it could be added to the data record to be transmitted in the form of redundant check characters.

Before the software design of the system could be undertaken, it was necessary to decide whether service requests from the USART would be handled on a polled or interrupt driven mode. Polled operation normally results in more compact code but it requires that whatever programs are running concurrently with a transmission or reception must periodically either check the status of the USART or call a routine that does. Since it was not possible to determine what program might be running during a receive or transmit operation, it was decided to operate in an interrupt driven mode.

The program which operates the 8251 must be instructed as to what data it should transmit or receive from some other program resident in the 8080 system. To facilitate the discussion of the operation of the software, the following definitions will be made:

USRUN is the program which controls the operation of the 8251.

USER is a program which utilizes USRUN in order to effect a data transmission.

USER passes commands and parameters to USRUN by means of the control block shown in Figure 12. The first byte of the block contains the command which USER wants USRUN to execute. Valid contents of this byte are "C" which causes USRUN to initialize itself and the 8251, "R" which causes the execution of the data input (or READ) operation, and "W" which causes a data output (WRITE) operation. The second byte of the control block is used by USRUN to inform USER of the status of the requested operation. The third and fourth bytes specify the starting address of a buffer set up by USER which contains the data for a transmit operation or which will be used by USRUN to store received data. The fifth and sixth bytes are concatenated to form a positive binary

Figure 10. SBC 80/10 Serial I/O




Figure 11. MDS Monitor Module

number which specifies how many bytes of data USER wants transferred. The seventh and eighth bytes are concatenated and used by USRUN to count the number of bytes that have been transferred. When the required number of characters have been transferred, or if USRUN terminates a READ or WRITE due to an abnormal condition, then USRUN calls a subroutine at an address defined by the ninth and tenth bytes of the command block. This subroutine, which is provided by USER, must determine the state of the process and then take appropriate action.

Since USRUN must be capable of operation in a full duplex mode (i.e., be able to receive and transmit simultaneously), it keeps the address of two control blocks; one for a READ operation and one for a WRITE. The address of the controlling command block is kept in RAM locations labeled RCBA for the READ operation and TCBA for the WRITE operation. If RCBA (Receive Control Block Address) or TCBA (Transmit Control Block Address) is zero, it indicates that the corresponding operation is in an idle status.

Flowcharts of USRUN appear in Figure 13 and the listings appear in Figure 14. The first section of the flowcharts (Figures 13.1 and 13.2) consists of two subroutines which are used as convenient tools for operating on the control blocks. These routines are labeled LOADA and CLEAN. LOADA is entered with the address of a control block in registers H and L. Upon return registers D and E have been set equal to the address in the buffer which is the target of the next data transfer (i.e., D,E = BAD+ CCT); and CCT (transferred byte count) has then been incremented. In addition, the B register is set to zero if the number of bytes that have been transferred is equal to the number requested (i.e., CCT = RCT). CLEAN, the second routine, is also entered with the address of a command block in the H and L registers. In addition, the Accumulator holds the status which will be placed in the STATUS byte of the command block. On exit the STATUS byte has been updated and the address of the completion routine has been placed in H and L.

Upon interrupt, control of the MCS-80 system is transferred to VECTOR (Figure 13.3). Vector is a program which saves the state of the system, gets the status of the USART and jumps to the RISR (Receive Interrupt Service Routine) or the TISR (Transmit Interrupt Service Routine), depending on which of the two ready flags is active. If neither ready flag is active, VECTOR restores the status of the running program, enables interrupts, and returns. (Interrupts are automatically disabled by the hardware upon an interrupt.) This exit from VECTOR, which is labeled VOUT, is used from other




Figure 12. Control Block




Figure 13.1. LOADA Subroutine




Figure 13.2. CLEAN Subroutine




Figure 13.3. Interrupt Entry




Figure 13.4. Transmit Interrupt Service Routine

portions of USRUN if return from the interrupt mode is required.

In addition to handling normal data transfers, TISR (Figure 13.4) checks a location in memory named TCMD in order to determine if the receive program wishes to send a command to the USART. Since the transmit data and command must share a buffer within the USART, any command output must occur when TxRDY is asserted. If TCMD is zero, TISR proceeds with the data transfer. If TCMD is non-zero, TISR calls TUTE (Transmit Utility, Figure 13.5) which, depending on the value




Figure 13.5. Transmit Utility Routine

in TCMD, turns off the receiver, turns on the receiver, or clears error conditions. Note that the error flags (parity, framing, and overrun) are always cleared by the software when the receiver is first enabled.

The flowchart of the RISR is shown in Figure 13.6. Note that in addition to terminating whenever the required number of characters have been received, the RISR also terminates if one of the error flags becomes set or if the received character matches a character found in a table pointed to by the label ETAB. This table, which starts at ETAB and continues until an all "ones" entry is found, can be used by USER to define special characters, such as EOT (End Of Transmission), which will terminate a READ operation. The remainder of Figure 13 (13.7) shows the decoding of the commands to USRUN. The listings also include a test USER which exercises USRUN. This program sets up a 256-byte transmit buffer and transfers it to a similar input buffer by means of a local loop. When both the READ and WRITE operations are complete, the test USER checks to insure that the two buffers are identical. If the buffers differ, the MDS monitor is called; if the data is correct, the test is repeated.

#### CONCLUSION

The 8251 USART has been described both as a device and as a component in a system. Since not only modems but also many peripheral devices have a serial interface, the 8251 is an extremely useful component in a microcomputer system. A particular advantage of the device is that it is capable of operating in various modes without requiring hardware modifications to the system of which it is a part. As with any complex subsystem, however, the 8251 USART must be carefully applied so that it can be utilized to full advantage in the overall system. It is hoped that this application note will aid in the designer in the application of the 8251 USART. As a further aid to the application of the 8251, the appendix of this document includes a list of design hints based on past experience with the 8251.




Figure 13.6. Receive Interrupt Service Routine




Figure 13.7. URUN Command Decode

Figure 14. Program Listing

```
SYSTEM ORIGIN STATEMENT
4000
                        ORG
                                 4000H
                        DATA STORAGE FOR TEST USER
4000
                                          ; INPUT BUFFER
               BUFIN:
                        ٠DŞ
                                 100H
4100
               BUFOUT: DS
                                 100H
                                          ;OUTPUT BUFFER
               RBLOCK: DB
4200 5200
                                 'R',OOH ; RECEIVE CONTROL BLOCK
4202 0040
               RBAD:
                        DW
                                 BUFIN
4204 FF00
               RRCT:
                        DW
                                 OFFH
4206 0000
               RCCT:
                        DW
                                 00H
4208 1742
               RCRA:
                        DW
                                 RCR
               TBLOCK: DB
420A 5700
                                 'W', OOH '; TRANSMIT CONTROL BLOCK
               TBAD:
420C 0041
                        DW
                                 BUFOUT
420E FF00
               TRCT:
                        DW
                                 OFFH
               TCCT:
                        D₩
                                 00H
4210 0000
4212 2742
                                 TCR
               TCRA:
                        D₩
4214 4300
               GBLOCK: DB
                                 ´C´,00H
4216 00
                        DΒ
                                 00H
               FLAG:
                        COMPLETION ROUTINES
                        XRA
                                          CLEAR A
4217 AF
                RCR:
4218 323B42
                        STA
                                          ;TURN OFF RECEIVE
                                 RCBA
421B 323C42
                        STA
                                 RCBA+1
                                          GET FLAG
421E 3A1642
                        LDA
                                 FLAG
                                 OFH
                                          ;CLEAR UPPER FOUR BITS
4221 E60F
                        ΑŃΙ
42.23 321642
                        STA
                                 FLAG
                                          ; RESTORE FLAG
                        RET
~4226 C9
4227 AF
                TCR:
                        XRA
                                          ;CLEAR A
                                          TURN OFF TRANSMIT
4228 323942
                        STA
                                 TCBA
422B 323A42
                                 TCBA+1
                        STA
                                          GET FLAG
422E 3A1642
                                 FLAG
                        LDA
4231 E6F0
                                 OFOH
                                          CLEAR LOWER FOUR BITS
                        ANI
4233 321642
                        STA
                                 FLAG
```

RET

4236 C9

THEN RETURN;

	; * * * * * .			
	;	SYSTEM	EQUATES	•
	;****			
00F5 00F4 00F4 0000 00FF 0001	USTAT USCMD USDAI USDAO GSTAT BSTAT CEND	EQU EQU EQU EQU EQU EQU	0F5H 0F5H 0F4H 0F4H 0OH 0FFH	;USART STATUS ADDRESS ;USART CMD ADDRESS ;USART DATA INPUT ADDRESS ;USART DATA OUTPUT ADDRESS ;GOOD STATUS ;BAD STATUS
	; * * * * * ; ; ; ; * * * * *	SYSTEM	DATA TAB	LE
4237 00 4238 00 4239 0000 423B 0000 423D FF	LCMD: TCMD: TCBA: RCBA: MTAB:	DB DB DW DW DB	00H 00H 00H 00H 0FFH	CURRENT OPERATING COMMAND; IF NON ZERO A COMMAND TO BE SENT; ADDRESS OF XMIT CBLOCK; ADDRESS OF RECEIVE CBLOCK; END CHARACTER TABLE

231309-001

LOAD ADDRESS ROUTINE LOADA IS ENTERED WITH THE ADDRESS OF A CONTROL BLOCK IN H, L. ON EXIT D, E CONTAINS THE ADDRESS WHICH IS THE TARGET OF THE NEXT DATA TRANSFER (BAD+CCNT) AND B HAS BEEN SET TO ZERO IF THE REQUESTED NUMBER OF TRANSFERS HAS BEEN ACCOMPLISHED. CONT IS INCREMENTED AFTER THE TARGET ADDRESS HAS BEEN CALCULATED. 423E 23 LOADA: ; D, E GETS BUFFER ADDRESS INX423F 23 INX Н 4240 5E MOV E,M 4241 23 INX Н 4242 56 MOV D,M ; DONE 4243 23 ΙNΧ H ; B, C GETS COMPLETED COUNT (CCNT) 4244 23 INXН 4245 23 INXН 4246 4E MOV C,M 、 4247 23 INXН 4248 46 MOV B,M ; DONE 4249 EB XCHG ; D, E GETS BAD+CCNT 424A 09 DAD 424B EB XCHG : DONE ; CCNT GETS INCREMENTED 424C 03 INX В 424D 70 MOV М,В 424E 2B DCX Н 424F 71 MOV M,C ;DONE 4250 OB DCX В ; DOES OLD CCNT=RCNT? 4251 2B H DCX 4252 7E MOV A,M 4253 90 SUB В 4254 47 MOV 4255 CO RNZ; NO-RETURN WITH B NOT ZERO 4256 2B DCX Н 4257 7E MOV Α,Μ 4258 91 SUB C 4259 47 MOV В,А 425A C9 RET ; RETURN WITH B=O IF RCNT=CCNT

\*\*\*\*

CLEAN IS ENTERED WITH THE ADDRESS OF A CONTROL BLOCK IN H,L AND A NEW STATUS TO BE ENTERED INTO IT IN A. ON EXIT THE ADDRESS OF THE CONTROL BLOCK IS IN D,E; THE STATUS OF THE BLOCK HAS BEEN UPDATED; AND THE ADDRESS OF THE COMPLETION ROUTINE IS IN H,L.

\*\*\*\*

425B	5 D	· CLEAN:	MOV	E,L	SAVE THE ADRESS OF THE COMMAND BLOCK
425C	54		MOV	D,H	,
425D	23	7	INX	н	; POINT AT STATUS
425E	77		MOV	М,А-	; SET STATUS EQUAL TO A
425F	010700		LXI	В,7	; SET INDEX TO SEVEN
4262	09		DAD	В	POINT AT COMPLETION ADDRESS
4263	7E		MOV	A,M	GET LOWER ADDRESS
4264	23		INX	H	POINT AT UPPER ADDRESS
4265	66		MOV	н,м	H GETS HIGH ADDRESS BYTE
4266	6F ,		MOV	L,A	L GETS LOW ADDRESS BYTE
4267	C9	-	RET	•	

\*\*\*\*

INTERUPT VECTOR ROUTINE
VECTOR SAVES THE STATUS OF THE RUNNING PROGRAM
THEN READS THE STATUS OF THE USART TO DETERMINE
IF A RECEIVE OR TRANSMIT INTERUPT OCCURRED.
VECTOR THEN CALLS THE APPROPRIATE SERVICE ROUTINE.
IF NEITHER INTERUPTS OCCURRED THEN VECTOR RESTORES
THE STATUS OF THE RUNNING PROGRAM. THE SERVICE
ROUTINES USE THE EXIT CODE, LABLED VOUT, TO EFFECT
THEIR EXIT FROM INTERUPT MODE.

\*\*\*\*

```
4268 F5
               VECTOR: PUSH
                                PSW
                                         ; PUSH STATUS INTO THE STACK
4269 C5
                       PUSH
                                В
426A D5
                       PUSH
426B E5
                       PUSH
                                Н
426C DBF5
                       ΙN
                                USTAT
                                         GET USART ADDRESS
426E DBFA
                       Ι'Ν
                                OFAH
                                         ;MDS-GET MONITOR CARD INT. STATUS
4270 OF
                       RRC
                                         ; ROTATE TWO PLACES
4271 OF
                       RRC
                                         ;SO THAT CARRY=RXRDY
4272 DA8842
                       JС
                                RISR
                                         ; IF RXRDY GO TO SERVICE ROUTINE
4275 07
                       RLC
                                         ; IF NOT ROTATE BACK
4276 07
                       RLC
                                         LEAVING TXRDY IN CARRY
4277 DAD442
                       JC
                                         ; IF TXRDY THEN GO TO SERVICE ROUTINE
                                TISR
427A 3EFC
                       MVI
                                A,OFCH
                                         ;MDS-CLEAR OTHER LEVEL THREE INTERUPTS
427C D3F3
                       OUT
                                OF3H
                                         :MDS
427E E1
                                         ; ELSE EXIT FROM INTERUPT MODE
               VOUT:
                       POP
                                Н
427F D1
                       POP
                                D
4280 C1
                       POP
                                В
4281 3E20
                                A,20H
                       ΜVΙ
                                         ;MDS-RESTORE CURRENT LEVEL
4283 D3FD
                       OUT
                                OFDH
                                         :MDS
4286 FB
                                         :ENABLE INTERUPTS
                       ΕI
4287 C9
                       RET
```

```
RECEIVE INTERUPT SERVICE ROUTINE;
                            RISR PROCESSES A RECEIVE INTERUPT
                            AT THE END OF RECEIVE THE USER SUPPLIED
                            COMPLETION ROUTINE IS CALLED AND THEN AN
                            EXIT IS TAKEN THROUGH VOUT OF THE
                            VECTOR
                    LHLD
                            RCBA
4288 2A3B42
             RISR:
                            A,82H ; MDS-CLEAR RECEIVE INTERUPT
                    MVI
428B 3E82
                            OF3H :MDS -
428D D3F3
                     OUT
428F 2C
                     INR
                            L
4290 2D
                     DCR
                            L
                            RISRB
4291 C29942
                     JNZ
4294 24
                     INR
4295 25
                     DCR
                            VOUT
                     JΖ
4296 CA7E42
                                  :READY-SET UP ADDRESS
             RISRB: CALL
                            LOADA
4299 CD3E42
                            USDAI ; GET INPUT DATA
                    IN
429C DBF4
                                    AND PUT IN THE BUFFER
                            D
429E 12 ·
                     STAX
                                    ; SAVE INPUT DATA IN C
                            C,A
                     MOV
429F 4F
                                   GET STATUS AGAIN
                            USTAT
42A0 DBF5
                     IN
                            ,38H
                                    :MASK FOR ERROR FIELD
                     ΑNΙ
42A2 E638
                                    ; NOT ZERO-TAKE ERROR EXIT
                            RISRE
42A4 C2B942
                     JNZ
                                    B WAS OO IF DONE
                     INR
42A7 04
                     DCR · B
42A8 05
                            EXCHAR ; NOT DONE-EXIT
                     JNZ
42A9 C2BE42
                           A.GSTAT ; A GETS GOOD STATUS
                     MVI
42AC `3E00
                           H. VOUT ; GET RETURN ADDRESS
42AE 217E42 RISRA: LXI
                                    :AND PUSH IT INTO THE STACK
                            н.
                    PUSH
42B1 E5
                          RCBA
                                    POINT H,L AT THE CMD BLOCK
                    LHLD
42B2 2A3B42
                                    :CALL CLEANUP ROUTINE
                            CLEAN
                    CALL
42B5 CD5B42
                                    ; EFFECTIVELY CALLS COMPLETION ROUTINE
42B8 E9
                    PCHL
                                    RETURN IS TO VOUT BECAUSE OF PUSH H
                            A BSTAT ; A GETS BAD STATUS
42B9 3EFF RISRE: MVI
                            RISRA ; OTHERWISE EXIT IS NORMAL
42BB C3AE42
                     JMP
                            H, MTAB : TEST CHARACTER AGAINST EXIT TABLE
             EXCHAR: LXI
42BE 213D42
                             A,M
             EXA:
                     MOV
42C1 7E
                                    ; END OF TABLE
                     CPI
                            OFFH
42C2 FEFF
                             YOUT
42C4 CA7E42
                     JΖ
42C7 B9
                     CMP
                            С
                             PEND ; MATCH-TERMINATE READ
42C8 CACF42
                     JΖ
                     INX
42CB 23
                             EXA
42CC C3C142
                     JMP
                             A CEND
42CF 3E01 PEND: MVI
                             RISRA .
                     JMP
42D1 C3AE42
```

TRANSMIT INTERUPT SERVICE ROUTINE TISR PROCCESSES TRANSMITTER INTERUPTS WHEN THE END OF A TRANSMISSION IS

TAKEN THROUGH VOUT OF VECTOR

DETECTED THE USER SUPPLIED COMPLETION ROUTINE IS CALLED AND THEN AN EXIT IS

42D4 3A3842 TISR: GET POTENTIAL COMMAND LDA TCMD ; DESIGNATE ON IT 42D7 B7 ORA A ;DO UTILITY COMMAND 42D8 C40443 CNZ TUTE A,081H 42DB 3E81 ΜVΙ :MDS-CLEAR XMIT INTERUPTS 42DD D3F3 OUT 0F3H ;MDS 42DF 2A3942 TCBA LHLD ; MAKE SURE HAVE VALID CONTROL BLOCK 42E2 2C INR 42E3 2D DCR ;GOOD 42E4 C2EC42 JNZ TISRA 42E7 24 INR Н 42E8 25 DCR ; NON VALID BLOCK (H, L=0) 42E9 CA7E42 JΖ VOUT 42EC CD3E42 LOADA ; SET UP ADDRESS TISRA: CALL 42EF 1A LDAX GET DATA FROM BUFFER D 42F0 D3F4 :AND OUTPUT IT OUT USDAO 42F2 04 ;B WAS OO IF DONE INR В 42F3 05 DCR В 42F4 C27E42 ; NOT DONE-EXIT FROM SERVICE ROUTINE JNZ VOUT ;SET UP RETURN ADDRESS 42F7 217E42 ΓXΙ H, VOUT ; AND PUSH IT INTO THE STACK 42FA E5 PUSH Н 42FB 3E00 A,GSTAT ; A GETS GOOD STATUS ΜVΙ TCBA POINT H,L AT COMMAND BLOCK 42FD 2A3942  $\Gamma$ H $\Gamma$ D ; CALL CLEANUP ROUTINE 4300 CD5B42 CALL CLEAN PCHL : CALL COMPLETION ROUTINE 4303 E9 RETURN WILL BE TO VOUT 4304 FE01 TUTE: CPI : RECEIVER OFF 01 4306 CA2443 JΖ TUTE 1 CPI 4309 FE02 02 ; RECEIVER ON JΖ TUTE2 430B CA1443 CPI 430E FE03 03 ;CLEAR ERRORS 4310 CA1C43 JΖ TUTE3 4313 C9 RET 4314 3A3742 TUTE2: LDA LCMD 4317 F604 ORI 04 STA 4319 323742 LCMD 431C 3A3742 TUTE3: LDA LCMD 431F F610 ORI 10 H 4321 D3F5 TUTE4: OUT USCMD 4323 C9 RET LCMD 4324 3A3742 TUTE1: LDA 4327 E6FB ANI OFBH 4329 323742 STA LCMD 432C C32143 JMP TUTE 4

USRUN IS CALLED BY USER WITH THE ADDRESS

OF THE COMMAND BLOCK IN H.L. USRUN EXAMINES

THE BLOCK AND INTIALIZES THE REQUESTED OPERATION

USART COMMAND BLOCK INTERPRETER

432F 1A LDAX GET THE CMD FROM THE BLOCK USRUN: D CPI IS IT A CLEAR COMMAND? 4330 FE43 4332 CA4043 JΖ UCLEAR ;YES GO TO CLEAR ROUTINE r ′ .4335 FE52 CPI :IS IT A READ COMMAND? :YES-GO TO READ ROUTINE 4337 CA5D43 JΖ UREAD w´ CPI 433A FE57 ; IS IT A WRITE COMMAND? 433C CA9D43 JΖ UWRITE :GO TO WRITE ROUTINE RET :NOT A GOOD COMMAND-RETURN 433F C9 :DISABLE INTERUPTS 4340 F3 UCLEAR: DI ;CLEAR A 4341 AF XRA ;OUTPUT THREE TIMES TO ENSURE OUT USCMD 4342 D3F5 :THAT THE USART IS IN A KNOWN STATE 4344 D3F5 OUT USCMD 4346 D3F5 USCMD OUT ; CODE TO RESET USART A,40H 4348 3E40 ΜVΙ COUTPUT ON CMD CHANNEL OUT USCMD 434A D3F5 CE IMPLIES ASYN MODE (X16) 434C 3E5E ΜVΙ A,05EH 8 DATA BITS ODD PARITY 1 STOP BIT ;OUTPUT ON CMD CHANNEL OUT USCMD 434E D3F5 :CLEAR A, SET ZERO XRA 4350 AF А CLEAR TOBA AND ROBA 4351 213942 LXI H, TCBA 4354 77 MOV М,А 4355 23 INX Н MOV 4356 77 M,A Н INX 4357 23 4358 77 MOV М,А 4359 23 INXН MOV М,А 435A 77 :ENABLE INTERUPTS ΕI 435B FB RET ; AND RETURN TO USER 435C C9 CHECK READ IDLE 435D 213B42 UREAD: LXI H, RCBA MOV 4360 7E A,M 4361 B7 ORA 4362 C26B43 JNZ UROUT 4365 23 INX Н А,М 4366 7E MOV 4367 B7 ORA 4368 CA7743 JΖ ; READ IS IDLE-PROCEDE URDA ;ALREADY RUNNING-ERROR STATUS 436B 3EFE UROUT: ΜVΙ A,OFEH SET UP RETURN ADDRESS 436D 217643 LXI H, URDB 4370 E5 PUSH ; PUSH IT INTO STACK ;H GETS COMMAND BLOCK ADDRESS XCHG 4371 EB ; CALL CLEANUP ROUTINE 4372 CD5B42 CALL CLEAN 4375 E9 EFFECTIVELY CALLS END ROUTINE PCHL URDB: RET ; RETURN TO USER 4376 C9 :H GETS COMMAND BLOCK ADDRESS 4377 EB URDA: XCHG RCBA GETS COMMAND BLOCK ADDRESS 4378 223B42 SHLD RCBA LCMD GET LAST COMMAND 437B 3A3742 · LDA 16 H SET RXE AND DTR AND RESET ERRORS 437E F616 ORI ; AND RETURN TO MEMORY 4380 323742 LCMD STA ; SET CARRY EQUAL TO TXE 4383 OF RRC

4387 4389 438C 438D 438F 4391 4393 4395 4397	323842 07 D3F5 DBF4 DBF4 3E82 D3F3 3EF6 D3FC FB	URDC:	JNC MVI STA RLC OUT IN IN MVI OUT MVI OUT EI RET	URDC. A,2 TCMD USCMD USDAI USDAI A,82H OF3H A,0F6H OFCH	;OUTPUT CMD;CLEAR USART OF LEFT OVER CHARACTERS;MDS-CLEAR RECEIVE INTERUPT;MDS;MDS-ENABLE LEVEL THREE;MDS;ENABLE INTERUPTS;RETURN TO USER
43A0 43A1 43A5 43A6 43A7 43AA 43AB 43AB 43B3 43B8	B7 C26B43 7E C26B43 EB 223942 3A3742 F623 323742 D3F5 3EF6 D3FC FB	UWRITE:	LXI MOV ORA JNZ INX MOV JNZ XCHG SHLD LDA ORI STA OUT MVI OUT EI RET	H, TCBA A, M UROUT H A, M UROUT TCBA LCMD 023H LCMD USCMD A, 0F6H OFCH	; CHECK WRITE IDLE  ; BUSY-EXIT  ; OK-H GETS COMMAND BLOCK ADDRESS ; TCBA GETS COMMAND BLOCK ADDRESS ; GET LAST COMMAND ; SET RTS, DTR, AND TXEN  ; MDS-ENABLE LEVEL THREE INTERUPTS ; MDS ; ENABLE SYSTEM INTERUPTS ; AND RETURN

```
USER IS A TEST PROGRAM WHICH EXERCISES USRUN
                                          ;MDS-SET INTERUPT VECTOR
                        MVI
                                 A,OC3H
43BE 3EC3
               USER:
4300 321800
                        STA
                                 018H
                                 H, VECTOR
4303 216842
                        LXI
                                 019H
                        SHLD
4306 221900
                                          ; SET GENERAL BLOCK TO A 'C'
                                 A,´C´
                        MVI
43¢9 3E43
                                 D,GBLOCK
                        LXI
43CB 111442
                        STAX
                                 D
43CE 12
                                 USRUN
                        CALL
43CF CD2F43
                                 H, BUFIN ; CLEAR INPUT BUFFER
                        LXI
43D2 210040
                        XRA.
43D5 AF
                                 А
                        MOV
                                 M,A
4306 77
                        INR
43D7 2C
                        JNZ
                                 $-2
43D8 C2D643
                                 H, BUFOUT ; INITIALIZE OUTPUT BUFFER
43DB 210041
                        LXI
                                 M.L
43DE 75
                        MOV
                                 L
43DF 2C
                         INR
                                 $-2
43E0 C2DE43
                        JNZ
                                          ; REINTIALIZE CONTROL BLOCKS
                                 H,L
                        MOA
43E3 65
                                 L, R
43E4 2E52
                        MVI
                                 RBLOCK
                         SHLD
43E6.220042
                                 L, W
                        MVI
43E9 2E57
                                 TBLOCK
                         SHLD
43EB 220A42
                                 L,H
 43EE 6C
                         MOV
                                 RCCT
                         SHLD
43EF 220642
                                 TCCT
                         SHLD
 43F2 221042
                                 D, RBLOCK ; START READ
                         LXI
 43F5 110042
                                 USRUN
                         CALL
 43F8 CD2F43
                                 D. TBLOCK ; START WRITE
                         LXI
 43FB 110A42
                         CALL
                                 USRUN
 43FE CD2F43
                                 A, OFFH ; LOOP WAITING COMPLETION
                         MVI
 4401 3EFF
                                           :FLAG WILL BE SET BY COMPLETION ROUTINES
                         STA
                                  FLAG
 4403 321642
                                 FLAG
 4406 3A1642
                         LDA
                         ORA
 4409 B7
                                 А
                         JNZ
 440A C20644
                                  H, BUFIN ; TEST INPUT BUFFER = OUTPUT BUFFER `
                         LXI
 440D 210040
                         MOV
                                  A-, M
 4410 7E
                COMLP:
                         INR
                                  Н
 4411 24
                         CMP
 4412 BE
                                 . COMER
                         JNZ
 4413 C21E44
                         DCR
                                  H
 4416 25
 4417 2C
                         INR
                                  COMLP
                         JNZ
 4418 C21044
                                           GOOD COMPARE-REPEAT TEST
                         JMP
                                 USER
 441B C3BE43
                                           :ERROR-RETURN TO MONITOR
 441E C7
                COMER:
                         RST
                         END
 0000
```

BSTAT	00FF 425B	BUFIN COMER	4000	BUFOU		CEND	0001
_			441E .	COMLP		EXA	42C1
EXCHA	42BE	FLAG	4216	GBLOC	4214	GSTAT	0000
LCMD	4237	LOADA	423E	MTAB	423D	PEND	42CF
RBAD	4202	RBLOC	4200	RCBA	423B	RCCT	4206
RCR	4217	RCRA	4208	RISR	4288	RISRA	42AE
RISRB	4299	RISRE	42B9 -	RRCT	4204	TBAD	420C
TBLOC	420A	TCBA	4239	TCCT	4210	TCMD	4238
TCR	4227	TCRA	4212	TISR	42D4	TISRA	42EC
TRCT	420E	TUTE	4304	TUTE1	4324	TUTE2	4314
TUTE3	431C	TUTE4	4321	UCLEA	4340	URDA	4377
URDB	4376	URDC	438C	UREAD	435D	UROUT	436B
USCMD	00F5	USDAI	00F4	USDAO	00F4	USER	43BE
USRUN	432F	USTAT	00F5 (	UWRIT	439D.	VECTO	4268
VOUT	427E						

231309-001

# APPENDIX A 8251 DESIGN HINTS

 Output of a command to the USART destroys the integrity of a transmission in progress if timed incorrectly.

Sending a command into the USART will overwrite any character which is stored in the buffer waiting for transfer to the parallel-to-serial converter in the device. This can be avoided by waiting for TxRDY to be asserted before sending a command if transmission is taking place. Due to the internal structure of the USART, it is also possible to disturb the transmission if a command is sent while a SYN character is being generated by the device. (The USART generates a SYN if the software fails to respond to TxRDY.) If this occurrence is possible in a system, commands should be transferred only when a positive-going edge is detected on the TxRDY line.

2. RxE only acts as a mask to RxRDY; it does not control the operation of the receiver.

When the receiver is enabled, it is possible for it to already contain one or two characters. These characters should be read and discarded when the RxE bit is first set. Because of these extraneous characters the proper sequence for gaining synchronization is as follows:

- Disable interrupts
- Issue a command to enter hunt mode, clear errors, and enable the receiver (EH,ER,RxE= 1)
- Read USART data (it is not necessary to check status)
- 4. Enable interrupts

The first RxRDY that occurs after the above sequence will indicate that the SYN character or characters have been detected and the next character has been assembled and is ready to be read.


Loss of CTS or dropping TxEnable will immediately clamp the serial output line.

TxEnable and RTS should remain asserted until the transmission is complete. Note that this implies that not only has the USART completed the transfer of all bits of the last character, but also that they have cleared the modem. A delay of 1 msec following a proper occurrence of TxEmpty is usually sufficient (see item 4). An additional problem can occur in the synchronous mode because the loss of TxEnable clamps the data in at a SPACE instead of the normal MARK. This problem, which does not occur in the asynchronous mode, can be corrected by an external gate combining RTS and the serial output data.

- 4. Extraneous transitions can occur on TxEmpty while data (including USART generated SYNs) is transferred to the parallel-to-serial converter. This situation can be avoided by ensuring that TxEmpty occurs during several consecutive status reads before assuming that the transmitter is truly in the empty state.
- A BREAK (i.e., long space) detected by the receiver results in a string of characters which have framing errors.

If reception is to be continued after a BREAK, care must be taken to ensure that valid data is being received; special care must be taken with the last character perceived during a BREAK, since its value, including any framing error associated with it, is indeterminate.

# 8251 PROGRAMMABLE COMMUNICATION INTERFACE



6-143 231309-001