
intel

APPLICATION NOTE



January, 1983



© INTEL CORPORATION 1980, 1982, 1983

Order Number : 210895-001

I. INTRODUCTION

A significant measure of the power and flexibility of the Intel OEM Computer Product Line can be attributed to the design of the Intel MULTIBUS system bus. The bus structure provides a common element for communication between a wide variety of system modules which include: Single Board Computers, memory, digital, and analog I/O expansion boards, and peripheral controllers.

The purpose of this application note is to help you develop a working knowledge of the Intel MULTI-BUS specification. This knowledge is essential for configuring a system containing multiple modules. Another purpose is to provide you with the information necessary to design a bus interface for a slave module. One of the tools that will be used to achieve this goal is the complete description of a MULTIBUS slave design example. Other portions of this application note provide an in depth examination of the bus signals, operating characteristics, and bus interface circuits.

This application note was originally written in 1977. Since 1977, the MULTIBUS specification has been significantly expanded to cover operation with both 8 and 16-bit system modules and with an auxiliary power bus. This application note now contains information on these new MULTIBUS specification features.

In addition, a detailed MULTIBUS specification has also been published which provides the user with further information concerning MULTIBUS interfacing. The MULTIBUS specification and other useful documents are listed in the overleaf of this note under Related Intel Publications.

II. MULTIBUS® SYSTEM BUS DESCRIPTION

Overview

The Intel MULTIBUS signal lines can be grouped in the following categories: 20 address lines, 16 bidirectional data lines, 8 multilevel interrupt lines, and several bus control, timing and power supply lines. The address and data lines are driven by three-state devices, while the interrupt and some other control lines are open-collector driven.

Modules that use the MULTIBUS system bus have a master-slave relationship. A bus master module can drive the command and address lines: it can control the bus. A Single Board Computer is an example of a bus master. A bus slave cannot control the bus. Memory and I/O expansion boards are examples of bus slaves. The MULTI-BUS architecture provides for both 8 and 16-bit bus masters and slaves.

Notice that a system may have a number of bus masters. Bus arbitration results when more than one master requests control of the bus at the same time. A bus clock is usually provided by one of the bus masters and may be derived independently from the processor clock. The bus clock provides a timing reference for resolving bus contention among multiple requests from bus masters. For example, a processor and a DMA (direct memory access) module may both request control of the bus. This feature allows different speed masters to share resources on the same bus. Actual transfers via the bus, however, proceed asynchronously with respect to the bus clock. Thus, the transfer speed is dependent on the transmitting and receiving devices only. The bus design prevents slow master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. Once a bus request is granted, single or multiple read/write transfers can proceed. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations and high-speed directmemory-access (DMA) operations. However, the master-slave capabilities of the bus are by no means limited to these two applications.

MULTIBUS® Signal Descriptions

This section defines the signal lines that comprise the Intel MULTIBUS system bus. These signals are contained on either the P1 or P2 connector of boards compatible with the MULTIBUS specification. The P1 signal lines contain the address, data, bus control, bus exchange, interrupt and power supply lines. The P2 signal lines contain the optional auxiliary signal lines. Most signals on the bus are active-low. For example, a low level on a control signal on the bus indicates active, while a low level on an address or data signal on the bus represents logic "1" value.

NOTE

In this application note, a signal will be designated active-low by placing a slash (/) after the mnemonic for the signal.

Appendix A contains a pin assignment list of the following signals:

MULTIBUS P1 Signal Lines -

Initialization Signal Line

INIT/

Initialization signal; resets the entire system to a known internal state. INIT/ may be driven by one of the bus masters or by an external source such as a front panel reset switch.

Address and Inhibit Lines

ADR0/ - ADR13/

20 address lines; used to transmit the address of the memory location or I/O port to be accessed. The lines are labeled ADR0/ through ADR9/, ADRA/ through ADRF/ and ADR10/ through ADR13/. ADR13/ is the most significant bit. 8-bit masters use 16 address lines (ADR0/ -ADRF/) for memory addressing and 8 address lines (ADR0/ - ADR7/) for I/O port selection. 16-bit masters use all twenty address lines for memory addressing and 12 address lines (ADR0/ - ADRB/) for I/O port selection. Thus, 8-bit masters may address 64K bytes of memory and 256 I/O devices while 16-bit masters may address 1 megabyte of memory and 4096 I/O devices. (The 8086 CPU actually permits 16 address bits to be used to specify I/O devices, the MULTIBUS specification, however, states that only the low order 12 address bits can be used to specify I/O ports.) In a 16-bit system, the ADR0/line is used to indicate whether a low (even) byte or a high (odd) byte of memory or I/O space is being accessed in a word oriented memory or I/O device.

BHEN/

Byte High Enable; the address control line which is used to specify that data will be transferred on the high byte (DAT8/ - DATF/) of the MULTIBUS data lines. With current iSBC boards, this signal effectively specifies that a word (two byte) transfer is to be performed. This signal is used only in systems which incorporate sixteen bit memory or I/O modules.

INH1/

Inhibit RAM signal; prevents RAM memory devices from responding to the memory address on the system address bus. INH1/ effectively allows ROM memory devices to override RAM devices when ROM and RAM memory are assigned the same memory addresses. INH1/ may also be used to allow memory mapped I/O devices to override RAM memory.

INH2/

Inhibit ROM signal; prevents ROM memory devices from responding to the memory address on the system address bus. INH2/ effectively allows auxiliary ROM (e.g., a bootstrap program) to override ROM devices when ROM and auxiliary ROM memory are assigned the same memory addresses. INH2/ may also be used to allow memory mapped I/O devices to override ROM memory.

Data Lines

DAT0/ - DATF/

16 bidirectional data lines; used to transmit or receive information to or from a memory location or I/O port. DATF/ being the most significant bit. In 8-bit systems, only lines DAT0/-DAT7/ are used (DAT7/ being the most significant bit). In 16-bit systems, either 8 or 16 lines may be used for data transmission.

Bus Priority Resolution Lines

BCLK/

Bus clock; the negative edge (high to low) of BCLK/ is used to synchronize bus priority resolution circuits. BCLK/ is asynchronous to the CPU clock. It has a 100 ns minimum period and a 35% to 65% duty cycle. BCLK/ may be slowed, stopped, or single stepped for debugging.

CCLK/

Constant clock; a bus signal which provides a clock signal of constant frequency for unspecified general use by modules on the system bus. CCLK/ has a minimum period of 100 ns and a 35% to 65% duty cycle.

BPRN/

Bus priority in signal; indicates to a particular master module that no higher priority module is requesting use of the system bus. BPRN/ is synchronized with BCLK/. This signal is not bused on the backplane.

BPRO/

Bus priority out signal; used with serial (daisy chain) bus priority resolution schemes. BPRO/ is passed to the BPRN/ input of the master module with the next lower bus priority. BPRO/ is synchronized with BCLK/. This signal is not bused on the backplane.

BUSY/

Bus busy signal; an open collector line driven by the bus master currently in control to indicate that the bus is currently in use. BUSY/ prevents all other master modules from gaining control of the bus. BUSY/ is synchronized with BCLK/.

BREQ/

Bus request signal; used with a parallel bus priority network to indicate that a particular master module requires use of the bus for one or more data transfers. BREQ/ is synchronized with BCLK/. This signal is not bused on the backplane.

CBRQ/

Common bus request; an open-collector line which is driven by all potential bus masters and is used to inform the current bus master that another master wishes to use the bus. If CBRQ/ is high, it indicates to the bus master that no other master is requesting the bus, and therefore, the present bus master can retain the bus. This saves the bus exchange overhead for the current master.

Information Transfer Protocol Lines

A bus master provides separate read/write command signals for memory and I/O devices: MRDC/, MWTC/, IORC/ and IOWC/, as explained below. When a read/write command is active, the address signals must be stabilized at all slaves on the bus. For this reason, the protocol requires that a bus master must issue address signals (and data signals for a write operation) at least 50 ns ahead of issuing a read/write command to the bus, initiating the data transfer. The bus master must keep address signals unchanged until at least 50 ns after the read/write command is turned off, terminating the data transfer.

A bus slave must provide an acknowledge signal to

the bus master in response to a read or write command signal.

MRDC/

Memory read command; indicates that the address of a memory location has been placed on the system address lines and specifies that the contents (8 or 16 bits) of the addressed location are to be read and placed on the system data bus. MRDC/ is asynchronous with respect to BCLK/.

MWTC/

Memory write command; indicates that the address of a memory location has been placed on the system address lines and that data (8 or 16 bits) has been placed on the system data bus. MWTC/ specifies that the data is to be written into the addressed memory location. MWTC/ is asynchronous with respect to BCLK/.

IORC/

I/O read command; indicates that the address of an input port has been placed on the system address bus and that the data (8 or 16 bits) at that input port is to be read and placed on the system data bus. IORC/ is asynchronous with respect to BCLK/.

IOWC/

I/O write command; indicates that the address of an output port has been placed on the system address bus and that the contents of the system data bus (8 or 16 bits) are to be output to the address port. IOWC/ is asynchronous with respect to BCLK/.

XACK/

Transfer acknowledge signal; the required response of a slave board which indicates that the specified read/write operation has been completed. That is, data has been placed on, or accepted from, the system data bus lines. XACK/ is asynchronous with respect to BCLK/.

Asynchronous Interrupt Lines

INT0/ - INT7/

8 Multi-level, parallel interrupt request lines;

used with a parallel interrupt resolution network. INTO/ has the highest priority, while INT7/ has lowest priority. Interrupt lines should be driven with open collector drivers.

INTA/

Interrupt acknowledge; an interrupt acknowledge line (INTA/), driven by the bus master, requests the transfer of interrupt information onto the bus from slave priority interrupt controllers (8259s or 8259As). The specific information timed onto the bus depends upon the implementation of the interrupt scheme. In general, the leading edge of INTA/ indicates that the address bus is active while the trailing edge indicates that data is present on the data lines.

MULTIBUS P2 Signal Lines — The signals contained on the MULTIBUS P2 auxiliary connector are used primarily by optional power back-up circuitry for memory protection. P2 signals are not bused on the backplane, and therefore, require a separate connector for each board using the P2 signals. Present iSBC boards have a slot in the card edge and should be used with a keyed P2 edge connector. Use of the P2 signal lines is optional.

ACLO

AC Low; this signal generated by the power supply goes high when the AC line voltage drops below a certain voltage (e.g., 103v AC in 115v AC line voltage systems) indicating D.C. power will fail in 3 msec. ACLO goes low when all D.C. voltages return to approximately 95% of the regulated value. This line must be pulled up by the optional standby power source, if one is used.

PFIN/

Power fail interrupt; this signal interrupts the processor when a power failure occurs, it is driven by external power fail circuitry.

PFSN/

Power fail sense; this line is the output of a latch which indicates that a power failure has occurred. It is reset by PFSR/. The power fail

sense latch is part of external power fail circuitry and must be powered by the standby power source.

PFSR/

Power fail sense reset; this line is used to reset the power fail sense latch (PFSN/).

MPRO/

Memory protect; prevents memory operation during period of uncertain DC power, by inhibiting memory requests. MPRO/ is driven by external power fail circuitry.

ALE

Address latch enable; generated by the CPU (8085 or 8086) to provide an auxiliary address latch.

HALT/

Halt; indicates that the master CPU is halted.

AUX RESET/

Auxiliary Reset; this externally generated signal initiates a power-up sequence.

WAIT/

Bus master wait state; this signal indicates that the processor is in a wait state.

Reserved — Several P1 and P2 connector bus pins are unused. However, they should be regarded as reserved for dedicated use in future Intel products.

Power Supplies — The power supply bus pins are detailed in Appendix A which contains the pin assignment of signals on the MULTIBUS backplane.

It is the designer's responsibility to provide adequate bulk decoupling on the board to avoid current surges on the power supply lines. It is also recommended that you provide high frequency decoupling for the logic on your board. Values of 22uF for +5v and +12v pins and 10uF for -5v and -12v pins are typical on iSBC boards.

Operating Characteristics


Beyond the definition of the MULTIBUS signals themselves, it is important to examine the operating characteristics of the bus. The AC requirements outline the timing of the bus signals and in particular, define the relationships between the various bus signals. On the other hand, the DC requirements specify the bus driver characteristics, maximum bus loading per board, and the pull-up/down resistors.

The AC requirements are best presented by a discussion of the relevant timing diagrams. Appendix B contains a list of the MULTIBUS timing specifications. The following sections will discuss data transfers, inhibit operations, interrupt operations, MULTIBUS multi-master operation and power fail considerations.

Data Transfers — Data transfers on the MULTI-BUS system bus occur with a maximum bandwidth of 5 MHz for single or multiple read/write transfers. Due to bus arbitration and memory access time, a typical maximum transfer rate is often on the order of 2 MHz.


Read Data

Figure 1 shows the read operation AC timing diagram. The address must be stable (tAS) for a minimum of 50 ns before command (IORC/ or MRDC/). This time is typically used by the bus interface to decode the address and thus provide the required device selects. The device selects establish the data paths on the user system in anticipation of the strobe signal (command) which will follow. The minimum command pulse width is 100 ns. The address must remain stable for at least 50 ns following the command (t_{AH}) . Valid data should not be driven onto the bus prior to command, and must not be removed until the command is cleared. The XACK/ signal, which is a response indicating the specified read/write operation has been completed, must coincide or follow both the read access and valid data (t_{DXL}). XACK/ must be held until the command is cleared $(t_{XAH}).$



Write Data

The write operation AC timing diagram is shown in Figure 2. During a write data transfer, valid data must be presented simultaneously with a stable address. Thus, the write data setup time (t_{DS}) has the same requirement as the address setup time (t_{AS}). The requirement for stable data both before and after command (IOWC/ or MWTC/) enables the bus interface circuitry to latch data on either the leading or trailing edge of command.



Data Byte Swapping in 16-bit Systems

A 16-bit master may transfer data on the MULTI-BUS data lines using 8-bit or 16-bit paths depending on whether a byte or word (2 byte) operation has been specified. (A word transfer specified with an odd I/O or memory address will actually be executed as two single byte transfers.) An 8-bit master may only perform byte transfers on the MULTIBUS data lines DAT0/ - DAT7/.

In order to maintain compatibility with older 8-bit masters and slaves, a byte swapping buffer is included in all new 16-bit masters and 16-bit slaves. In the iSBC product line, all byte transfers will take place on the low 8 data lines DAT0/-DAT7/. Figure 3 contains a example of 8/16-bit data driver logic for 16-bit master and slave systems. In the 8/16-bit system, there are three sets of buffers; the lower byte buffer which accesses DAT0/ - DAT7/, the upper byte buffer which accesses DAT8/ - DATF/, and the swap byte buffer which accesses the MULTIBUS data lines DAT0/ - DAT7/ and transfers the data to/from the on-board data bus lines D8 - DF.

Figure 4 summarizes the 8 and 16-bit data paths used for three types of MULTIBUS transfers. Two signals control the data transfers.

Byte High Enable (BHEN/) active indicates that the bus is operating in sixteen bit mode, and Address Bit 0 (ADR0/) defines an even or odd byte transfer address.

On the first type of transfer, BHEN/ is inactive, and ADR0/ is inactive indicating the transfer of an even eight bit byte. The transfer takes place across data lines DAT0/ - DAT7/.

On the second type of transfer, BHEN/ is inactive, and ADR0/ is active indicating the transfer of a high (odd) byte. On this type of transfer, the odd (high) byte is transferred through the Swap Byte Buffer to DAT0/ - DAT7/. This makes eight bit and sixteen bit systems compatible.




Figure 3. 8/16-Bit Data Drivers

16-BIT DEVICE	MULTIBUS®	BHEN/	ADR0/	MULTIBUS® TRANSFER DATA PATH	DEVICE BYTE TRANSFERRED
	➡ ⁻ DAT0/ - DAT7/	н	Н	8-BIT, DAT0∕ - DAT7∕	EVEN
HIGH,ODD BYTES	DAT8/ - DATF/				
LOW, EVEN BYTES	DAT0/ - DAT7/				2
		H	L .	8-BIT, DAT0/ - DAT7/	ODD
	— DAT8/ - DATF/				
	➡ DAT0/ - DAT7/				
	DAT8/ - DATF/	L	H	16-BIT, DAT0/ - DATF/	EVEN AND ODD

Figure 4. 8/16-Bit Device Transfer Operation

The third type of transfer is a 16 bit (word) transfer. This is indicated by BHEN/ being active, and ADRO/ being inactive. On this type of transfer, the low (even) byte is transferred on DAT0/ - DAT7/ and the high (odd) byte is transferred on DAT8/ - DATF/.


Note that the condition when both BHEN/ and ADR0/ are active is not used with present iSBC boards. This condition could be used to transfer a high odd byte of data on DAT8/ - DATF/, thus eliminating the need for the swap byte buffer. However, this is not a recommended transfer type, because it eliminates the capability of communicating with 8-bit modules.

Inhibit Operations — Bus inhibit operations are required by certain bootstrap and memory mapped I/O configurations. The purpose of the inhibit operation is to allow a combination of RAM, ROM, or memory mapped I/O to occupy the same memory address space. In the case of a bootstrap, it may be desirable to have both ROM and RAM memory occupy the same address space, selecting ROM instead of RAM for low order memory only when the system is reset. A system designed to use memory mapped I/O, which has actual memory occupying the memory mapped I/O address space, may need to inhibit RAM or ROM memory to perform its functions.

There are two essential requirements for a successful inhibit operation. The first is that the inhibit signal must be asserted as soon as possible, within a maximum of 100 ns (t_{CI}), after stable address. The second requirement for a successful inhibit operation is that the acknowledge must be delayed (t_{XACKB}) to allow the inhibited slave to terminate any irreversible timing operations initiated by detection of a valid command prior to its inhibit.

This situation may arise because a command can be asserted within 50 ns after stable address (t_{AS}) and yet inhibit is not required until 100 ns (t_{ID}) after stable address. The acknowledge delay time (t_{XACKB}) is a function of the cycle time of the inhibited slave memory. Inhibiting the iSBC 016 RAM board, for example, requires a minimum of 1.5 usec. Less time is typically needed to inhibit other memory modules. For example, the iSBC 104 board requires 475 ns.

Figure 5 depicts a situation in which both RAM



3-45

and PROM memory have the same memory addresses. In this case, PROM inhibits RAM, producing the effect of PROM overriding RAM. After address is stable, local selects are generated for both the PROM and the RAM. The PROM local select produces the INH1/ signal which then removes the RAM local select and its driver enable. Because the slave RAM has been inhibited after it had already begun its cycle, the PROM XACK/ must be delayed (t_{XACKB}) until after the latest possible acknowledgement from the RAM (t_{XACKA}).


Interrupt Operations — The MULTIBUS interrupt lines INTO/ - INT7/ are used by a MULTI-BUS master to receive interrupts from bus slaves, other bus masters or external logic such as power fail logic. A bus master may also contain internal interrupt sources which do not require the bus interrupt lines to interrupt the master. There are two interrupt implementation schemes used by bus interrupts, Non Bus Vectored Interrupts and Bus Vectored Interrupts. Non Bus Vectored Interrupts do not convey interrupt vector address information on the bus. Bus Vectored Interrupts are interrupts from slave Priority Interrupt Controllers (PICs) which do convey interrupt vector address information on the bus.

Non Bus Vectored Interrupts


Non Bus Vectored Interrupts are those interrupts whose interrupt vector address is generated by the bus master and do not require the MULTIBUS address lines for transfer of the interrupt vector address. The interrupt vector address is generated by the interrupt controller on the master and transferred to the processor over the local bus. The source of the interrupt can be on the master module or on other bus modules, in which case the bus modules use the MULTIBUS interrupt request lines (INT0/ - INT7/) to generate their interrupt requests to the bus master. When an interrupt request line is activated, the bus master performs it own interrupt operation and processes the interrupt. Figure 6 shows an example of Non Bus Vectored Interrupt implementation.

Bus Vectored Interrupts

Bus Vectored Interrupts (Figure 7) are those interrupts which transfer the interrupt vector address along the MULTIBUS address lines from the slave to the bus master using the INTA/ command signal for synchronization.







When an interrupt request from the MULTIBUS interrupt lines INT0/ - INT7/ occurs, the interrupt control logic on the bus master interrupts its processor. The processor on the bus master generates an INTA/ command which freezes the state of the interrupt logic on the MULTIBUS slaves for priority resolution. The bus master also locks (retains the bus between bus cycles) the MULTIBUS control lines to guarantee itself consecutive bus cycles. After the first INTA/ command, the bus master's interrupt control logic puts an interrupt code on to the MULTIBUS address lines ADR8/ - ADRA/. The interrupt code is the address of the highest priority active interrupt request line. At this point in the Bus Vectored

Interrupt procedure, two different sequences could take place. The difference occurs, because the MULTIBUS specification can support masters which generate one additional INTA/ (8086 masters) or two additional INTA/s (8080A and 8085 masters).

If the bus master generates one additional INTA/, this second INTA/ causes the bus slave interrupt control logic to transmit an interrupt vector 8-bit pointer on the MULTIBUS data lines. The vector pointer is used by the bus master to determine the memory address of the interrupt service routine.

If the bus master generates two additional INTA/s, these two INTA/ commands allow the

bus slave to put a two byte interrupt vector address on to the MULTIBUS data lines (one byte for each INTA/). The interrupt vector address is used by the bus master to service the interrupt.

The MULTIBUS specification provides for only one type of Bus Vectored Interrupt operation in a given system. Slave boards which have an 8259 interrupt controller are only capable of 3 INTA/ operation (2 additional INTA/s after the first INTA/). Slave boards with the 8259A interrupt controller are capable of either 2 INTA/ or 3 INTA/ operation. All slave boards in a given system must operate in the same way (2 INTA/s or 3 INTA/s) if Bus Vectored Interrupts are to be used. However, the MULTIBUS specification does provide for Bus Vectored Interrupts and Non Bus Vectored Interrupts in the same system.

MULTIBUS® Multi-Master Operation — The MULTIBUS system bus can accommodate several bus masters on the same system, each one taking control of the bus as it needs to affect data transfers. The bus masters request bus control through a bus exchange sequence.

Two bus exchange priority resolution techniques are discussed, a serial technique and a parallel technique. Figures 8 and 9 illustrate these two techniques. The bus exchange operation discussed later is the same for both techniques.

Serial Priority Technique

Serial priority resolution is accomplished with a daisy chain technique (see Figure 8). The priority input (BPRN/) of the highest priority master is tied to ground. The priority output (BPRO/) of the

highest priority master is then connected to the priority input (BPRN/) of the next lower priority master, and so on. Any master generating a bus request will set its BPRO/ signal high to the next lower priority master. Any master seeing a high signal on its BPRN/ line will sets its BPRO/ line high, thus passing down priority information to lower priority masters. In this implementation. the bus request line (BREQ/) is not used outside of the individual masters. A limited number of masters can be accommodated by this technique. due to gate delays through the daisy chain. Using the current Intel MULTIBUS controller chip on the master boards up to 3 masters may be accommodated if a BCLK/ period of 100 ns is used. If more bus masters are required, either BCLK/must be slowed or a parallel priority technique used.

Parallel Priority Technique

In the parallel priority technique, the priority is resolved in a priority resolution circuit in which the highest priority BREQ/ input is encoded with a priority encoder chip (74148). This coded value is then decoded with a priority decoder chip (74S138) to activate the appropriate BPRN/ line. The BPRO/ lines are not used in the parallel priority scheme. However, since the MULTIBUS backplane contains a trace from the BPRN/ signal of one card slot to the BPRO/ signal of the adjacent lower card slot, the BPRO/ must be disconnected from the bus on the board or the backplane trace must be cut. A practical limit of sixteen masters can be accommodated using the parallel priority technique due to physical bus length limitations. Figure 9 contains the schematic for a typical parallel resolution network. Note that the parallel priority resolution network must be externally supplied.





Figure 8. Serial Priority Technique





MULTIBUS[®] Exchange Operation — A timing diagram for the MULTIBUS exchange operation is shown in Figure 10. This implementation example uses a parallel resolution scheme, however, the timing would be basically the same for the serial resolution scheme.

In this example, master A has been assigned a lower priority than master B. The bus exchange occurs because master B generates a bus request during a time when master A has control of the bus.

The exchange process begins when master B requires the bus to access some resource such as an I/O or memory module while master A controls the bus. This internal request is synchronized with the trailing edge (high to low) of BCLK/ to generate a bus request (BREQ/). The bus priority resolution circuit changes the BPRN/ signal from active (low) to inactive (high) for master A and from inactive to active for master B. Master A must first complete the current bus command if one is in operation. After master A completes the command, it sets BUSY/ inactive on the next trailing edge of BCLK/. This allows the actual bus exchange to occur, because master A has relinquished control of the bus, and master B has been granted its BPRN/. During this time, the drivers

for master A are disabled. Master B must take control of the bus with the next trailing edge of BCLK/ to complete the bus exchange. Master B takes control by activating BUSY/ and enabling its drivers.


It is possible for master A to retain control of the bus and prevent master B from getting control. Master A activates the Bus Override (or Bus Lock) signal which keeps BUSY/ active allowing control of the bus to stay with master A. This guarantees a master consecutive bus cycles for software or hardware functions which require exclusive, continuous access to the bus.

Note that in systems with only a single master it is necessary to ground the BPRN/ pin of the master, if slave boards are to be accessed. In single board systems which use a CPU board capable of Bus Vectored Interrupt operation, the BPRN/ pin must also be grounded.

In a single master system bus transfer efficiency may be gained if the BUS OVERRIDE signal is kept active continuously. This permits the master to maintain control of the bus at all times, therefore saving the overhead of the master reacquiring the bus each time it is needed.


The CBRQ/ line may be used by a master in control of the bus to determine if another master

AP-28A



requires the bus. If a master currently in control of the bus sees the CBRQ/ line inactive, it will maintain control of the bus between adjacent bus accesses. Therefore, when a bus access is required, the master saves the overhead of reacquiring the bus. If a current bus master sees the CBRQ/ line active, it will then relinquish control of the bus after the current bus access and will contend for the bus with the other master(s) requiring the bus. The relative priorities of the masters will determine which master receives the bus. Note that except for the BUS OVERRIDE state, no single master may keep exclusive control of the bus. This is true because it is impossible for the CPU on a master to require continuous access to the bus. Other lower priority masters will always be able to gain access to the bus between accesses of a higher priority master.

Power Fail Considerations — The MULTIBUS P2 connector signals provide a means of handling power failures. The circuits required for power



failure detection and handling are optional and must be supplied by the user. Figure 11 shows

the timing of a power fail sequence.

The power supply monitors the AC power level. When power drops below an acceptable value, the power supply raises ACLO which tells the power fail logic that a minimum of three milliseconds will elapse before DC power will fall below regulated voltage levels. The power fail logic sets a sense latch (PFSN/) and generates an interrupt (PFIN/) to the processor so the processor can store its environment. After a 2.5 millisecond timeout, the memory protect signal (MPRO/) is asserted by the power fail logic preventing any memory activity. As power falls, the memory goes on standby power. Note that the power fail logic must be powered from the standby source.

As the AC line revives, the logic voltage level is monitored by the power supply. After power has been at its operating level for one millisecond minimum, the power supply sets the signal ACLO low, beginning the restart sequence. First, the memory protect line (MPRO/) then the initialize line (INIT/) become inactive. The bus master now starts running. The bus master checks the power fail latch (PFSN/) and, if it finds it set, branches to a power up routine which resets the latch (PFSR/), restores the environment, and resumes execution.

Note that INIT/ is activated only after DC power has risen to the regulated voltage levels and must stay low for five milliseconds minimum before the system is allowed to restart. Alternatively, INIT/ may be held low through an open collector device by MPRO/.

How the power failure equipment is configured is left to the system designer. The backup power source may be batteries located on the memory boards or more elaborate facilities located offboard. The location of the power fail logic determines which MULTIBUS power fail lines are used. Pins on the P2 connector have been specified for the power failure functions for use as needed.

To further clarify the location and use of the power fail circuitry, an example of a typical power fail system block diagram is shown in Figure 12. A single board computer and a slave memory board are contained in the system. It is desired to power the memory circuit elements of the memory board from auxiliary power. The single board computer will remain on the main power supply. To accomplish this, user supplied power fail logic and






Figure 12. Typical Power Fail System Block Diagram

an auxiliary power supply have been included in the system.

The single board computer is powered from the P1 power lines and accesses the P2 signal lines PFIN/, PFSN/ and PFSR/ (only the P2 signal lines used by a particular functional block are shown on the block diagram). The PFSR/ line is driven from two sources: a front panel switch and the single board computer. The front panel switch is used during normal power-up to reset the power fail sense latch. The single board computer uses the PFSR/ line to reset the latch during a power-up sequence after a power failure. Current single board computers must access the PFSN/ and PFSR/ signals either directly with dedicated circuitry and a P2 pin connection or through the parallel I/O lines with a cable connection from the parallel I/O connector to the P2 connector.

The slave memory board uses both the P1 and P2 power lines, the P2 power lines are used (at all times) to power the memory circuit elements and other support circuits, the P1 power lines power all other circuitry. In addition, the MPRO/ line is input and used to sense when memory contents should be protected.

The power fail logic contains the power fail sense, latch, and uses the PFSR/ and ACLO lines for inputs and the PFIN/ PFSN/, and MPRO/ lines for outputs. The power fail logic must be powered by the P2 power lines. DC Requirements — The drive and load characteristics of the bus signals are listed in Appendix C. The physical locations of the drivers and loads, as well as the terminating resistor value for each pus line, are also specified. Appendix D contains the MULTIBUS power specifications.

MULTIBUS® Slave Interface Circuit Elements

There are three basic elements of a slave bus interface: address decoders, bus drivers, and control signal logic. This section discusses each of these elements in general terms. A description of a detailed implementation of a slave interface is presented in a later section of this application note.

Address Decoding — This logic decodes the appropriate MULTIBUS address bits into RAM requests, ROM requests, or I/O selects. Care must be taken in the design of the address decode logic to ensure flexibility in the selection of base address assignments. Without this flexibility, restrictions may be placed upon various system configurations. Ideally, switches and jumper connections should be associated with the decode logic to permit field modification of base address assignments.

The initial step in designing the address decode portion of a MULTIBUS interface is to determine the required number of unique address locations. This decision is influenced by the fact that address decoding is usually done in two stages. The first stage decodes the base address, producing an enable for the second stage which generates the actual device selects for the user logic. A convenient implementation of this two stage decoding scheme utilizes a pair of decoders driven by the high order bits of the address for the first stage and a second decoder for the low order bits of the address bus. This technique forces the number of unique address locations to be a power of two, based at the address decoded by the first stage. Consider the scheme illustrated in Figure 13.

As shown in Figure 13, the address bits A_4 - A_B are used to produce switch selected outputs of the first stage of decoding. The 1 out of 8 binary decoders

have been used. The top decoder decodes address lines $A_4 - A_7$, and the bottom decoder decodes address lines $A_8 - A_B$. If only address lines $A_0 - A_7$ are being used for device selection, as in the case of I/O port selection in 8-bit systems, the bottom decoder may be disabled by setting switch S2 to the ground position. Address lines A_7 and A_B drive enable inputs E2 or E3 of the decoders. The address lines $A_0 - A_3$ enter the second stage address decoder to produce 8 user device selects. The second stage decoder must first be enabled by an address that corresponds to the switch-selected base address.

Address decoding must be completed before the arrival of a command. Since the command may become active within 50 ns after stable address, the decode logic should be kept simple with a minimal number of layers of logic. Furthermore, the timing is extremely critical in systems which make use of the inhibit lines.

A linear or unary select scheme in which no binary encoding of device address (e.g., address bit A_0 selects device 0, address bit A_1 selects device 1, etc.) is performed is not recommended because the scheme offers no protection in case multiple




Figure 13. Two Stage Decoding Scheme

devices are simultaneously selected, and because the addressing within such a system is restricted by the extent of the address space occupied by such a scheme.

Data Bus Drivers — For user designed logic which simply receives data from the MULTIBUS data lines, this portion of the bus interface logic may only consist of buffers. Buffers are required to ensure that maximum allowable bus loading is not exceeded by the user logic.

In systems where the user designed logic must place data onto the MULTIBUS data lines, threestate drivers are required. These drivers should be enabled only when a memory read command (MRDC/) or an I/O read command (IORC/) is present and the module has been addressed.

When both the read and write functions are required, parallel bidirectional bus drivers (e.g., Intel 8226, 8287, etc.) are used. A note of caution must be included for the designer who uses this type of device. A problem may arise if data hold time requirements must be satisfied for user logic following write operations. When bus commands are used to directly produce both the chip select for the bidirectional bus driver and a strobe to a latch in the user logic, removal of that signal may not provide the user's latch with adequate data hold time. Depending on the specifics of the user logic, this problem may be solved by permanently enabling the data buffer's receiver circuits and controlling only the direction of the buffers.

Control Signal Logic — The control signal logic consists of the circuits that forward the I/O and memory read/write commands to their respective destinations, provide the bus with a transfer acknowledge response, and drive the system interrupt lines.

Bus Command Lines

The MULTIBUS information transfer protocol lines (MRDC/, MWTC/, IORD/. and IOWC/) should be buffered by devices with very high speed switching. Because the bus DC requirements specify that each board may load these lines with 2.0 mA, Schottky devices are recommended. LS devices are not recommended due to their poor noise immunity. The commands should be gated with a signal indicating the base address has been decoded to generate read and write strobes for the user logic.

Transfer Acknowledge Generation

The user interface transfer acknowledge generation logic provides a transfer acknowledge response, XACK/, to notify the bus master that write data provided by the bus master has been accepted or that read data it has requested is available on the MULTIBUS data lines. XACK/ allows the bus master to conclude its current instruction.

Since XACK/ timing requirements depend on both the CPU of the bus master and characteristics of the user logic, a circuit is needed which will provide a range of easily modified acknowledge responses.

The transfer acknowledge signals must be driven by three-state drivers which are enabled when the bus interface is addressed and a command is present.

Interrupt Signal Lines

The asynchronous interrupt lines must be driven by open collector devices with a minimum drive of 16 mA.

In a typical Non Bus Vectored Interrupt system, logic must be provided to assert and latch-up an interrupt signal. In addition to driving the MULTIBUS interrupt lines, the latched interrupt signal would be read by an I/O operation such as reading the module's status. The interrupt signal would be cleared by writing to the status register.

III. MULTIBUS® SLAVE DESIGN EXAMPLE

A MULTIBUS slave design example has been included in this application note to reinforce the theory previously discussed. The design example is of general purpose I/O slave interface. This design example could easily be modified to be used as a slave memory interface by buffering the address signals and using the appropriate MULTIBUS memory commands. In addition, to help the reader better understand an application for an I/O slave interface, two Intel 8255A Parallel Peripheral Interface (PPI) devices are shown connected to the slave interface.

The design example is shown in both 8/16-bit version and an 8-bit version. The 8/16-bit version

is an I/O interface which will permit a 16-bit master to perform 8 or 16 bit data transfers. 8-bit masters may also use the 8/16-bit version of the design example to perform 8-bit data transfers.

The 8-bit version of the design example may be used by both 8 or 16-bit masters, but will only perform 8-bit data transfers. It does not contain the circuitry required to perform 16-bit data transfers.

Both the 8/16-bit version and the 8-bit version of the design example were implemented on an iSBC 905 prototype board. The schematics for each of the examples are given in Appendices F and G.

Functional/Programming Characteristics

This section describes the organization of the slave interface from two points of view, the functional point of view and the programming characteristics. First, the principal functions performed by the hardware are identified and the general data flow is illustrated. This point of view is intended as an introduction to the detailed description provided in the next section; Theory of Operation. In the second point of view, the information needed by a programmer to access the slave is summarized.

Functional Description — The function of this I/O slave is to provide the bus interface logic for general purpose I/O functions and for two Intel 8255A Parallel Peripheral Interface (PPI) devices. Eight device selects (port addresses) are available for general purpose I/O functions. One of these device select lines is used to read and reset the state of an interrupt status flip-flop, the other seven device selects are unused in this design. An additional eight I/O device port addresses are used by the two 8255A devices; four I/O port addresses per 8255A (three I/O port address for the three parallel ports A, B, and C and the fourth I/O port address for the device control register).

Figure 14 contains a functional block diagram of the slave design example. This block diagram shows the fundamental circuit elements of a bus slave: bidirectional data bus drivers/receivers, address decoding logic and bus control logic. Also shown is the address decoding logic for the low order four bits, the interrupt logic which is selected by this decoding logic, and the two 8255A devices.




Figure 14. MULTIBUS® Slave Design Example Functional Block Diagram

Programming Characteristics – The slave design example provides 16 I/O port addresses which may be accessed by user software. The base address of the 16 contiguous port addresses is selected by wire wrap connections on the prototype board. The wire wrap connections specify address bits ADR4/ - ADRB/. They allow the selection of a base address on any 16 byte boundary. Twelve address bits (ADR0/-ADRB/) are used since 16-bit (8086 based) masters use 12 bits to specity I/O port addresses. If an 8 bit (8080 or 8085 based) master is used with this slave board, the high order address bits (ADR8/-ADRB/) must not be used by the decoding circuits: a wire wrap jumper position (ground position) is provided for this.

The 16 I/O port addresses are divided into two groups of 8 port addresses by decoding address line ADR3/. Port addresses XX0 - XX7 are used for general I/O functions (XX indicates any hexidecimal digit combination). Port address XX0 is used for accessing the interrupt status flip-flop and

port addresses XX1 - XX7 are not used in this example. Port addresses XX8 - XXF are used for accessing the PPIs. If port addresses XX8 - XXF are selected, then ADR0/ is used to specify which of two PPIs are selected. If the address is even (XX8, XXA, XXC, or XXE) then one PPI is selected. If the address is odd (XX9, XXB, XXD, or XXF), then the other PPI is selected. ADR1/ and ADR2/ are connected directly to the PPIs. Table 1 summarizes the I/O port addresses of the slave design example. Note that if a 16-bit master is used, it is possible to access the slave in a byte or word mode. If word access is used with port address XX8, XXA, XXC, or XXE, then 16 bit transfers will occur between the PPIs and the master. These 16 bit transfers occur because an even address has been specified and the MULTI-BUS BHEN/ signal indicates that a 16-bit transfer is requested.

Theory of Operation

In the preceding section, each of the slave design example functional blocks was identified and briefly explained. This section explains how these functions are implemented. For detailed circuit information, refer to the schematics in Appendices F and G. The schematic in Appendix F is on a foldout page so that the following text may easily be related to the schematic.

The discussion of the theory of operation is divided into five segments, each of which discusses a different function performed by the MULTIBUS slave design example. The five segments are:

- 1. Bus address decoding
- 2. Data buffers
- 3. Control signals
- 4. Interrupt logic
- 5. PPI operation

Each of these topics are discussed with regard to the 8/16-bit version of the design example; followed by a discussion of the circuit elements which are required by the 8-bit version of the interface.

Bus Address Decoding — Bus address decoding is performed by two 8205 1 out of 8 binary decoders. One decoder (A3) decodes address bits ADR8/ -ADRB/ and the second decoder (A2) decodes address bits ADR4/ - ADR7/. The base address

AP-28A

	Table 1		
		· · · ·	
SLAVE DESI	IGN EXAMPLE I	PORT ADDRESSES	

I/O PORT ADDRESS	READ	WRITE
BYTE ACCESS		
XXO	Bit 0 = Interrupt Status	Reset Interrupt Status
XX1 - XX7	Unused	Unused
XX8	Parallel Port A, Even PPI	Parallel Port A, Even PPI
XX9	Parallel Port A, Odd PPI	Parallel Port A, Odd PPI
XXA	Parallel Port B, Even PPI	Parallel Port B, Even PPI
XXB	Parallel Port B, Odd PPI	Parallel Port B, Odd PPI
XXC	Parallel Port C, Even PPI	Parallel Port C, Even PPI
XXD	Parailel Port C, Odd PPI	Parallel Port C, Odd PPI
XXE	Illegal Condition	Control, Even PPI
XXF	Illegal Condition	Control, Odd PPI
WORD ACCESS		
xxo	Bit 0 = Interrupt Status	Reset Interrupt Status
XX2 - XX6	Unused	Unused
XX8	Parallel Port A, Even and Odd PPIs	Parallel Port A, Even and Odd PPIs
XXA	Parallel Port B, Even and Odd PPIs	Parallel Port B, Even and Odd PPIs
XXC	Parallel Port C, Even and Odd PPIs	Parallel Port C, Even and Odd PPIs
XXE	Illegal Condition	Control, Even and Odd PPIs

selected is determined by the position of wire wrap jumpers. The outputs of the two decoders are ANDed together to form the BASE ADR SELECT/ signal. This signal specifies the base address

for a group of 16 I/O ports. Using the wire wrap jumper positions shown in the schematic, a base address of E3 has been selected. Therefore, this MULTIBUS slave board will respond to I/O port addresses in the E30 - E3F range.

If this slave board is to be used with 8-bit MULTI-BUS masters, the high order address bits must not be decoded. Therefore, the wire wrap jumper which selects the output of decoder A3 must be placed in the top (ground) position (pin 10 of gate A9 to ground).

The low order 4 address lines (ADR0/-ADR3/) are buffered and inverted using 74LS04 inverters. These address lines are input to an 8205 for decoding a chip select for the interrupt logic; the address lines are also used directly by the PPIs. LS-Series logic is required for buffering to meet the MULTIBUS specification for $I_{\rm H}$ (low level input current). S-Series or standard series logic will not meet this specification.

Address decoder A4 is used to decode addresses E30 - E37. The CS0/ output of this decoder is used to select the interrupt logic, thus I/O port address E30 is used to read and reset the interrupt latch. The remaining outputs from decoder A4 (CS1/ - CS7/) are not used in this example. They would normally be used to select other functions in a slave board with more capability. Note that in the schematic shown in Appendix G for the 8-bit version of this slave design example, the high order (ADR8/ - ADRB/) address decoder is not included and the BHEN/ signal is not used.

Data Buffers — Intel 8287 8-bit parallel bidirectional bus drivers are used for the MULTI-BUS data lines DAT0/ - DATF/. In the 8/16-bit version of the slave board, three 8287 drivers are used.

When an 8-bit data transfer is requested, either driver A5, which is connected to on-board data

lines D0 - D7, or driver A6, which is connected to on-board data lines D8 - DF, is used. If a byte transfer is requested from an even address, driver A5 will be selected. If a byte transfer from an odd address is requested, driver A6 will be selected. All byte transfers take place on MULTIBUS data lines DAT0/ - DAT7/. When a word (16-bit) transfer is requested from an even address, drivers A5 and A7 will be used. Note that if a user program requests a word transfer from an odd address, 16-bit masters in the iSBC product line will actually perform two byte transfer requests.

The logic which determines the chip selection (8287 input signal OE, output enable) signals for the bus drivers uses the low order address bit (ADR0/) and the buffered Byte High Enable signal (BHENBL/). Note that the MULTIBUS signal BHEN/ has been buffered with an 74LS04 inverter. This is done to meet the bus address line loading specification. The SWAP BYTE/ signal which is generated is qualified by the BD ENBL/ signal and used to select the bus drivers.

The steering pin for the 8287 drivers is labelled T (transmit) and is driven by the signal RD. When an input (read) request is active or when neither a read or write command is being serviced, the direction of data transfer of the 8287 will be set for B to A.

The 8287 drivers are set to point IN (direction B to A) when no MULTIBUS I/O transfer command is being serviced for two reasons. First, if the driver were pointed OUT (direction A to B) and a write command occured, it would be necessary to turn the buffers IN and set the OE (output enable) signal active before the data could be transferred to the on-board bus. A possibility of a "bufferfight" could occur in some designs if the OE signal permitted an 8287 to drive the MULTIBUS data lines momentarily before the steering signal could switch the direction of the 8287. In this case, both the MULTIBUS master and the slave would be driving the data lines; this is not recommended. (In this particular design, the steering signal will always stabilize before the OE signal becomes active.)

The second reason the driver is pointing IN when no command is present is due to the "data valid after WRITE" requirements of the 8255As. The 8255A requires that data remain on its data lines for 30 ns after the WRITE command (\overline{WR} at the 8255A) is removed. This requirement will be met if the direction of the 8287 drivers is not switched when the MULTIBUS IOWC/ signal is removed (WRT/ could have been used to steer the 8287 instead of RD); and if the capacitance of the onboard data bus lines is sufficient to hold the data values on the bus after the 8287 OE signal and the 8255A PPI WRT/ signal go inactive. The on-board data bus may easily be designed such that the capacitance of the lines is sufficient to meet the 30 ns data hold time requirement. In addition, the current leakage of all devices connected to the onboard bus must be kept small to meet the 30 ns data hold time requirement.

The 8-bit version of this design example uses only one 8287 instead of the three required by the 8/16bit version. The logic required to control the swap byte buffer is also not necessary. The chip select signal used for the 8287 is the BD ENBL/ signal.

Control Signals — The MULTIBUS control signals used by this slave design example are IORC/, IOWC/, and XACK/. IORC/ and IOWC/ are qualified by the BASE ADR SELECT/ signal to form the signals RD and WRT. RD and WRT are used to drive the interrupt logic, the PPI logic and the XACK/ (transfer acknowledge) logic.

For the XACK/ logic RD and WRT are ORed to form the BD ENBL/ signal which is inverted and used to drive the CLEAR pin of a shift register. When the slave board is not being accessed, the CLEAR pin of the shift register will be low (BD ENBL/ is high). This causes the shift register to remain cleared and all outputs of the shift register will be low. When the slave board is accessed, the CLEAR pin will be high, and the A and B inputs (which are high) will be clocked to the output pins by CCLK/. To select a delay for the XACK/ signal, a jumper must be installed from one of the shift register output pins to the 8089 tri-state driver. Each of the shift register output pins select an integer multiple of CCLK/ periods for the signal delay. Since the CCLK/ signal is asynchronous, the actual delay selected may only be specified with a tolerance of one CCLK/ period. In this example a delay of 3 - 4 CCLK/ periods was selected; with a CCLK/ period of 100 ns, the XACK/ delay would occur somewhere within the range of 300 - 400 ns from the time when the CLEAR signal goes high.

The control signal logic used in the 8-bit version of the slave design example is identical to the logic used in the 8/16-bit version.

Interrupt Logic - The interrupt logic uses a 74S74 flip-flop to latch an asynchronous interrupt request from some external logic. The Q output of the INTERRUPT REQUEST LATCH is output through an open collector gate to one of the MULTIBUS interrupt lines. The state of the INTERRUPT REQUEST LATCH is transferred to the INTERRUPT STATUS LATCH when a read command is performed on I/O port BASE ADDRESS+0 (E30 for the jumper configuration shown). The Q output of INTERRUPT STATUS LATCH is used to drive data line D0 of the onboard data bus by using an 8089 tri-state driver. If a user program performs an INPUT from I/O port E30, data bit 0 will be set to 1 if the INTER-**RUPT REQUEST LATCH is set.**

The purpose of INTERRUPT STATUS LATCH is to minimize the possibility of the asynchronous interrupt occuring while the interrupt status is being read by a bus master. If the latch was not included in the design and an asynchronous interrupt did occur while a bus master is reading MULTIBUS data line DATO/, a data buffer on the master could go into a meta-stable state. By adding the extra latch, which is clocked by the IORD/ command for I/O port E30, the possibility of data line DATO/ changing during a bus master read operation is eliminated.

The INTERRUPT REQUEST LATCH is cleared when a user program performs an OUTPUT to I/O port E30.

This interrupt structure assumes that several interrupt sources may exist on the same MULTI-BUS interrupt line (for example, INT3/). When the MULTIBUS master gets interrupted, it must poll the possible sources of the interrupt received and after determining the source of the interrupt, it must clear the INTERRUPT REQUEST LATCH for that particular interrupt source.

The interrupt logic for the 8-bit version of the design example is identical to the interrupt logic of the 8/16-bit version of the design example.

PPI Operation — Two 8255A Parallel Peripheral Interface (PPI) devices are shown interfaced to the slave design example logic. One PPI is connected to the on-board data bus lines D0 - D7 and is addressed with the even I/O port addresses E38, E3A, E3C, and E3E. The second PPI is connected to data bus lines D8 - DF and is addressed with the odd I/O port addresses E39, E3B, E3D, and E3F. The even or odd I/O port selection is controlled by using the ADR0 address line in the chip select term of the PPIs. In addition, the odd PPI (A11) is selected when the BHENBL term is high. This occurs when the MULTIBUS signal BHEN/ is low indicating that a word (16-bit) I/O instruction is being executed. When a word I/O instruction is executed, both PPIs will perform the I/O operation specified.

The specifications of the 8255A device state that the address lines A0 and A1 and the chip select lines must be stable before the \overline{RD} or \overline{WR} lines are activated. The MULTIBUS specification address set-up time of 50 ns and the short gate propagation delays in this design assure that the address lines are stable before \overline{RD} or \overline{WR} are active.

The data hold requirements of the 8255A were discussed in a previous section. The 8255A specification states that data will be stable on the data bus lines a maximum of 250 ns after a READ command. This specification was used to select the delay for the XACK/ signal.

The PPI operation for the 8-bit version of the design example is slightly different than that used for the 8/16-bit version. The chip select signal for the bottom PPI does not use the BHENBL term since 16-bit data transfers are not possible with an 8-bit I/O slave board. Also, the chip select and address signals have been swapped so the top PPI occupies I/O address range X8 - XB, and the bottom PPI occupies I/O address range XC - XF (X is the base address of the 8-bit version). This swapping of the address lines was not necessary; however, it was thought to be more convenient to access the PPIs in two groups of 4 contiguous I/O port addresses.

IV. SUMMARY

This application note has shown the structure of the Intel MULTIBUS system bus. The structure supports a wide range of system modules from the Intel OEM Microcomputer Systems product line that can be extended with the addition of user designed modules. Because the user designed modules are no doubt unique to particular applications, a goal of this application note has been to describe in detail the singular common element the bus interface. Material has also been presented to assist the systems designer to understanding the bus functions so that successful systems integration can be achieved.

AP-28A

Appendix

Contents

APPENDIX A — MULTIBUS® PIN ASSIGNMENTS	2-103
APPENDIX B — BUS TIMING SPECIFICATIONS	2-105
APPENDIX C — BUS DRIVERS, RECEIVERS, AND TERMINATIONS	2 107
APPENDIX D — BUS POWER SUPPLY	
SPECIFICATIONS	2-108
SPECIFICATIONS	2-109
APPENDIX F — MULTIBUS® SLAVE DESIGN EXAMPLE SCHEMATIC	
8/16-BIT VERSION	2-110
APPENDIX G — MULTIBUS® SLAVE DESIGN EXAMPLE SCHEMATIC	
8-BIT VERSION	2-112

APPENDIX A

PIN ASSIGNMENT OF BUS SIGNALS ON MULTIBUS® BOARD P1 CONNECTOR

	- N.	(CON	PONENT SIDE)			(CIRCUIT SIDE)
	PIN	MNEMONIC	DESCRIPTION	PIN	MNEMONIC	DESCRIPTION
POWER SUPPLIES	1 3 5 7 9 11	GND +5V +5V +12V -5V GND	Signal GND + 5Vdc + 5Vdc + 12Vdc -5Vdc Signal GND	2 4 6 8 10 12	GND +5V +5V +12V -5V GND	Signal GND + 5Vdc + 5Vdc + 12Vdc -5Vdc Signal GND
BUS CONTROLS	13 15 17 19 21 23	BCLK/ BPRN/ BUSY/ MRDC/ IORC/ XACK/	Bus Clock Bus Pri. In Bus Busy Mem Read Cmd I/O Read Cmd XFER Acknowledge	14 16 18 20 22 24	INIT/ BPRO/ BREQ/ MWTC/ IOWC/ INH1/	Initialize Bus Pri. Out Bus Request Mem Write Cmd I/O Write Cmd Inhibit 1 disable RAM
BUS CONTROLS AND ADDRESS	25 27 29 31 33	BHEN/ CBRQ/ CCLK/ INTA/	Reserved Byte High Enable Common Bus Request Constant Clk Intr Acknowledge	26 28 30 32 34	INH2/ AD10/ AD11/ AD12/ AD13/	Inhibit 2 disable PROM or ROM Address Bus
INTERRUPTS	35 37 39 41	INT6/ INT4/ INT2/ INT0/	Parallei Interrupt Requests	36 38 40 42	INT7/ INT5/ INT3/ INT1/	Parallel Interrupt Requests
ADDRESS	43 45 47 49 51 53 55 57	ADRE/ ADRC/ ADRA/ ADR8/ ADR6/ ADR4/ ADR2/ ADR2/ ADR0/	Address Bus	44 46 48 50 52 54 56 58	ADRF/ ADRD/ ADRB/ ADR9/ ADR7/ ADR7/ ADR5/ ADR3/ ADR3/	Address Bus
DATA	59 61 63 65 67 69 71 73	DATE/ DATC/ DATA/ DAT8/ DAT6/ DAT6/ DAT2/ DAT2/ DAT0/	Data Bus	60 62 64 66 68 70 72 74	DATF/ DATD/ DATB/ DAT9/ DAT9/ DAT5/ DAT5/ DAT3/ DAT1/	Data Bus
POWER SUPPLIES	75 77 79 81 83 85	GND -12V +5V +5V GND	Signal GND Reserved -12Vdc + 5Vdc + 5Vdc Signal GND	76 78 80 82 84 86	GND -12V +5V +5V GND	Signal GND Reserved –12Vdc + 5Vdc + 5Vdc Signal GND
All Mnemonic	s © Inte	el Corporation	1978			

APPENDIX A (Continued)

P2 CONNECTOR PIN ASSIGNMENT OF OPTIONAL BUS SIGNALS

	(COMPONENT SIDE)			(0	CIRCUIT SIDE)
PIN	MNEMONIC	DESCRIPTION	PIN	MNEMONIC	DESCRIPTION
1	GND	Signal GND	2	GND	Signal GND
3	5 VB	+ 5V Battery	4	5 VB	+ 5V Battery
5		Reserved	6	VCCPP	+ 5V Pulsed Power
7	-5 VB	-5V Battery	8	-5 VB	-5V Battery
9		Reserved	10	Reserved	
11	12 VB	+ 12V Battery	12	12 VB	+ 12V Battery
13	PFSR/	Power Fail Sense Reset	14	Reserved	
15	-12 VB	-12V Battery	16	-12 VB	-12V Battery
17	PFSN/	Power Fail Sense	18	ACLO	ACLow
19	PFIN/	Power Fail Interrupt	20	MPRO/	Memory Protect
21	GND	Signal GND	22	GND	Signal GND
23	+ 15V	+ 15V	24	+15V	+ 15V
25	-15V	-15V	26	-15V	-15V
27	PAR1/	Parity 1	28	HALT/	Bus Master HALT
29	PAR2/	Parity 2	30	WAIT/	Bus Master WAIT STATE
31	N	1 · · · ·	32	ALE	Bus Master ALE
33			34	Reserved	
35			36 .	Reserved	
37			38	AUX RESET/	Reset switch
39 40			40	1	
40 43	Reserved		42 44		
43 45	Reserved	A CONTRACTOR OF	44		
45 47			40	11	
47 49				Reserved	
49 51			50 52	A Heserved	and the second
53			54		
55			56		
57			58		
59	1		60	1	· · · · · ·
00	l'			/** ·	
	.			• <u>•••••</u> ••••••••••••••••••••••••••••••	4 <u></u>
Notes	:		1 A .		
1 F	FIN on slave module	s, if possible, should have the o	ntion of co	necting to INTO/ on	P1
		reserved for future use.	p	mooting to iter of on	• • •
	Il Mnemonics Intel				

AP-28A

APPENDIX B BUS TIMING SPECIFICATIONS SUMMARY

Parameter	Description	Minimum	Maximum	Units
tBCY :	Bus Clock Period	100	D.C.	ns
tew	Bus Clock Width	0.35 tBCY	0.65 tBCY	
			(Not Restricted)	
tSKEW	PCI K (akow	1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 -		
tPD	BCLK/skew Standard Bus		3	ns
ΨU	Propagation Delay		3	
tas	Address Set-Up Time	50		ns
1	(at Slave Board)	$(A_{i}) = (A_{i}) = (A_{$		
tos	Write Data Set	50		ns
	Up Time			113
tan	Address Hold Time	50		ns
tohw .	Write Data Hold Time	50		ns
tDXL	Read Data Set Up Time To XACK	0		ns
^t DHR	Read Data Hold Time	0	65	ns
^t ХАН	Acknowledge Hold Time	0	65	ns
tXACK	Acknowledge Time	0	8	μs
tCMD	Command Pulse Width	, 100 .	9.5	ns
tiD	Inhibit Delay	0	100 (Recommend < 100 ns)	ns
^t XACKA	Acknowledge Time of of an Inhibited Slave	t _{IAD} + 50 ns	1500	
^t XACKB	Acknowledge Time of an Inhibiting Slave	1.5	8 `	μs
^t IAD	Acknowledge Disable from Inhibit (An internal parameter on an inhibited slave; used to determine	0	100 (arbitrary)	ns
tAIZ	tXACKA Min.) Address to Inhibits High Delay		100	ns
^t INTA	INTA/ Width	250		
tCSEP	Command Separation	250		ns
"USEF	Sommanu Separadon	100		ns

Parameter	Description	Minimum	Maximum	Units			
^t BREQL	IBCLK/ to BREQ/ Low Delay	0	35	ns			
^t BREQH	∔BCLK/ to BREQ/ High Delay	0	35	ns			
^t BPRNS	BPRN/ to IBCLK/ Setup Time	22		ns			
tBUSY .	BUSY/ delay from ∔BCLK/	0	70	ns			
^t BUSYS	BUSY/ to IBCLK/ Setup Time	25	· · ·	ns			
^t BPRO	IBCLK/ to BPRO/ (CLK to Priority Out)	0	40	ns			
^t BPRNO	BPRN / to BPRO / (Priority In to Out)	0	30	ns			
^t CBRO	IBCLK/ to CBRQ/ (CLKto Common Bus Request)	0	60	ns			
^t CBRQS	CBRQ/ to IBCLK/ Setup Time	35	an an an Arrange	ns			
tXCD	XACK1 to Command1 Delay	0	1500	ns			
^t BSYO	CBRQ/I and BUSY/I to BUSY/I	· -	12	μS			
técy	C-clock Period	100	110	ns			
tcw	C-clock Width	0.35 tCCY	0.65 tCCY	ns			
tINIT	INIT/Width	5		ms			
^t INITS	INIT / to MPRO / Setup Time	100		ns			
^t PBD	Power Backup Logic Delay	0	200	ns			
^t PFINW	PFIN / Width	2.5		ms			
tMPRO	MPRO/ Delay	2.0	2.5	ms			
tACLOW	ACLO/ Width	3.0		ms			
tPFSRW	PFSR/ Width	100		ns			
tTOUT	Timeout Delay	5	∞ (D.C.)	ms			
¹ DCH	D.C. Power Supply Hold from ALCO/	3.0		ms			
tDCS	D.C. Power Supply Setup to ACLO/	5 ¹		ms			

APPENDIX B (Continued) BUS TIMING SPECIFICATIONS SUMMARY

APPENDIX C BUS DRIVERS, RECEIVERS, AND TERMINATIONS

	Dr	iver 1,3				He	ceiver 2,	3			Ferminatio		
Bus Signals	Location	Туре	IOL Minma	IOH Min _{µa}	CO Maxpf	Location	iiL Max _{ma}	. I¦H Ma×µa	Cl Maxpf	Location	Туре	R	Unit
DATO/-+DATF/ (16 lines)	Masters and Slaves	TRI	16	-2000	300	Masters and Slaves	-0.8	125	- 18	1 place	Pullup	2.2	KΩ
ADR0/-ADRB/	Masters	TRI	16	-2000	300	Slaves	-0.8	125	18	1 place	Pullup	2.2	KΩ
BHEN/ (21 lines)													
MRDC/,MWTC/	Masters	TRI	32	-2000	300	Slaves	-2	125	18	1 place	Pullup	1	KΩ
						(Memory; memory- mapped I/O)							•••
ORCI,IOWCI	Masters	TRI	32	-2000	300	Slaves (I/O)	-2	125	18	1 place	Pullup	1	KQ
XACK/	Slaves	TRI	32	-2000	300	Masters	-2	125	18	1 place	Pullup	510	Q
NH1/,INH2/	Inhibiting Slaves	ос	16	_	300	Inhibited Slaves	-2	- 50	18	1 place	Pullup	1	KΩ
						(RAM, PROM, ROM, Memory- Mapped I/O)			an an Na Star		an an Print an		
BCLK/	1 place (Master us)	TTL	48	-3000	300	Master	-2	125	18	Mother- board	To +5V To GND	220 330	Q
BREQ/	Each Master	TTL	5	-200	60	Central Priority	2	50	18	Central Priority	Pullup	1	ĸ
	Master		1. A.			Module				Module (not req)			
BPRO/	Each Master	TTL	5	-200	60	Next Master in Serial	-1.6	50	18	(not req)			
						Priority Chain at its BPRN/						11 1 1	
BPRN/	Parallel: Central Priority	TTL	5	-200	300	Master	-4	100		(not req)	st s		
	Module Serial:Prev Masters												
	BPRO/										D	1	
BUSY/, CBRQ	All Masters	0.C.	20	-	300	All Masters	-2	50 50	18 18	1 place	Pullup Pullup	2.2	к к
NIT/	Master. 1 place	O.C. TTL	32 48	-3000	300 300	All	-2	125	18	Mother-	To +5V	220	14
OULN	i place		40	- 3000	300					board	To GND	330	5
NTA/	Masters	TRI	32	-2000	300	Slaves (Interrupting I/O)	-2	125	18	1 place	Pullup	1	K
INT0/→INT7/ (8 lines)	Slaves	0.C.	16	-	300	Masters	-1.6	40	18	1 place	Pullup	1	ĸ
PFSR/	User's Fron Panel?	TTL	. 16	-400	300	Slaves, Masters	-1.6	40	18	1 place	Pullup	1	ĸ
PFSN/	Power Back Up Unit	TTL	16	-400	300	Masters	-1.6	40	18	1 place	Pullup	1	ĸ
ACLO	Power Supply	0.Ċ.	16	-400	300	Slaves, Masters	-1.6	40	18	1 place	Pullup	1	K
PFIN/	Power Back- Up Unit	0.C.	16	-400	300	Masters	-1.6	40	18	1 place	Pullup	1	ĸ
MPRO/	Power Back- Up Unit	TTL	16	-400	300	Slaves Masters	-1.6	40	18	1 place	Pullup	1	ĸ

APPENDIX C (Continued) BUS DRIVERS, RECEIVERS, AND TERMINATIONS

Driver 1,3					R	Receiver 2,3			Termination				
Bus Signals	Location	Туре	^I OL Min _{ma}	^I OH Min _{μa}	C _O Max _{pf}	Location	i _{lL} Max _{ma}	liH Max _{µa}	C _I Maxpf	Location	Туре	R	Units
Aux Reset/	User's Front Panel?	Switch to GND (Note 5)	-		_	Masters	-2	50	18	None			
10H = 10L = C0 = TRI = 0.C. = TTL =	lequirements High Output C Low Output C 3-State Drive Open Collecto Totem-pole Dr er Requirement	urrent Drive Drive Capabi Dr Driver Driver									•		
ιμ΄ = Cι = 3. TTL lo	High Input Cur Low Input Cur Capacitive Loa w state must gh state must	rent Load ad be_≥ -0.5v											÷
	•					a 1K pull-up re	esistor to	5 +5v fc	or BCLH	(/ and CCI	LK/ term	inati	on.
	mend a 47Ω r				-					с. 1. а. а. а.			

APPENDIX D BUS POWER SPECIFICATIONS

		Standa	rd (P1)		Optional (P2)						
	-				Analog	Analog Power Battery Power Backup					
en en 1995 en	Ground	+ 5	+ 12	- 12	+ 15	- 15	+ 5	+ 12	- 12	- 5	
Mnemonic	GND	+ 5V	+ 12V	– 12V	+ 15V	- 15V	+ 5B	+ 12B	– 12B	– 5B	
Bus Pins	P1 + 1,2, 11,12, 75,76 85,86	P1 + 3,4, 5,6,81, 82,83, 84	P1 + 7,8	P1 + 79, 80	P2 + 23, 24	P2 + 25, 26	P2 + 3,4, 5,6	P2 + 11, 12	P2 + 15, 16	P2 – 7,8	
Nominal Output	Ref.	+ 5.0V	+ 12.0V	– 12.0V	+ 15.0V	- 15.0V	+ 5.0V	+ 12.0V	- 12.0V	– 5.0V	
Tolerance from Nominal ¹	Ref.	±5%	±5%	±5%	±3%	±3%	±5%	±5%	±5%	±5%	
Ripple (Pk-Pk)²	Ref.	50 mV	50 mV	50 mV	10 mV	10 mV	50 mV	50 mV	50 mV	50 mV	
Transient Response Time ³		500 μs	500µs	500 μs	100 μs	100 μs	500 μs	500 µs	500 μs	500 μs	
Transient Deviation ⁴		± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	

NOTES:

1. Tolerance is worst case, including initial voltage setting line and load effects of power source, temperature drift, and any additional steady state influences.


34

2. As measured over any bandwidth not to exceed 0 to 500 kHz.


3. As measured from the start of a load change to the time an output recovers within $\pm 0.1\%$ of final voltage.

4. Measured as the peak deviation from the initial voltage.

APPENDIX E MECHANICAL SPECIFICATIONS




APPENDIX F MULTIBUS® SLAVE DESIGN EXAMPLE SCHEMATIC 8/16-BIT VERSION



3-68

APPENDIX G MULTIBUS® SLAVE DESIGN EXAMPLE SCHEMATIC 8-BIT VERSION



MULTIBUS® SLAVE DESIGN EXAMPLE SCHEMATIC 8-BIT VERSION

APPENDIX G

AP-28A

AP-28A

		APPENDIX B	
BUS	TIMING	SPECIFICATIONS	SUMMARY

IBCY IBWBus Clock Period Bus Clock Width100 $0.35 \ IBCY$ D.C. $0.65 \ IBCY(Not Restricted)nsISKEWIPDBCLK/skewStandard BusPropagation Delay(ASBCLK/skew33nsIASAddress Sel-Up Time(at Slave Board)50nsnsIDSWrite Data SetUp Time(at Slave Board)50nsnsIDSWrite Data SetUp TimeTime To XACK50nsnsIDHWWrite Data Hold TimeRead Data SetUp Time To XACK065nsIDHRRead Data SetUp Time To XACK065nsIDARRead Data SetUp Time To XACK09.5nsIDHRRead Data SetUp Time To XACK09.5nsIDHRRead Data SetUp Time To XACK09.5nsIXACKAcknowledge HoldUp Time To XACK09.5nsIXACKAcknowledge Time ofan Inhibited Slave1009.5nsIADInhibit Delay0100nsnsIAACKAAcknowledge Time ofan Inhibited Slave1.58\musIADAcknowledge Time ofan Inhibited Slave$	Parameter	Description	Minimum	Maximum	Units
Link LockLink LockLink LockInterfaceInterfaceLSKEWBCLK/skew33nsIPDStandard Bus33IvasAddress Set-Up Time (at Slave Board)50nsIDSWrite Data Set Up Time50nsIAHAddress Hold Time Up Time50nsIDHWWrite Data Hold Time Up Time To XACK50nsIDHWWrite Data Hold Time Up Time To XACK065IDHRRead Data Set Up Time To XACK065IDHRRead Data Hold Time Time065IXAHAcknowledge Time Old08IXACKAcknowledge Time Old1009.5IVACKAAcknowledge Time of an Inhibited Slave Usack1.58IAADAcknowledge Time of an Inhibited Slave1.58IAADAcknowledge Time of an Inhibited Slave1.58IAADAcknowledge Time of (arbitrary) internal parameter on an inhibited Slave0100 (arbitrary) (arbitrary)IAAZAddress to Inhibits High Delay0100 (arbitrary)nsINTAINTA/Width250100ns	1				ns
IPDStandard Bus Propagation Delay3IASAddress Set-Up Time (at Slave Board) Time503IDSWrite Data Set Up Time50nsIDSWrite Data Set Up Time50nsIAHAddress Hold Time50nsIDHWWrite Data Hold Time50nsIDHWWrite Data Hold Time50nsIDHWRead Data Set Up Time To XACK065IDHRRead Data Hold Time065IDHRRead Data Hold Time065IXAHAcknowledge Hold Time08IXAHAcknowledge Time08ICMDCommand Pulse Width1009.5IJDInhibit Delay01500IXACKAAcknowledge Time of an Inhibiting Slave1.58IAACKBAcknowledge Time of an Inhibiting Slave1.58IAADAcknowledge Time of an Inhibiting Slave1.5100IAACKAAcknowledge Time of an Inhibiting Slave1.58IAADAcknowledge Disable trom Inhibiting Slave0100 (arbitrary) (arbitrary)nsIAAZAddress to Inhibits High Delay100100nsINTAINTA / Width250100100ns	.944	Bus Clock Width	0.35 (BCA		
Propagation Delay tASAddress Set-Up Time (at Slave Board)50nsIDSWrite Data Set Up Time50nsIAHAddress Hold Time50nstAHAddress Hold Time50nstDHWWrite Data Hold Time50nstDHWWrite Data Hold Time50nstDHWWrite Data Hold Time50nstDHWRead Data Set Up Time To XACK065nstDHRRead Data Hold Time065nstXAHAcknowledge Hold Time065nstXACKAcknowledge Time08 μ stCMDCommand Pulse Width1009.5nstJDInhibit Delay0100 (Recommend < 100 ns)	^t SKEW	BCLK/skew		3	ns
InstructionInstructionInstructionIDSWrite Data Set Up Time50nsIAHAddress Hold Time50nsIDHWWrite Data Hold Time50nsIDHWWrite Data Hold Time50nsIDXLRead Data Set Up Time To XACK065IDHRRead Data Hold Time065IDHRRead Data Hold Time065IXAHAcknowledge Hold065IXACKAcknowledge Time08ICMDCommand Pulse Width1009.5IJDInhibit del Slave1.58IADAcknowledge Time of of an Inhibitied Slave1.58IADAcknowledge Time of an Inhibiting Slave1.58IADAcknowledge Time of an Inhibiting Slave1.58IADAcknowledge Time of an Inhibiting Slave1.00nsIADAcknowledge Time of an Inhibiting Slave1.00100IADAcknowledge Time of an Inhibiting Slave1.58IADAcknowledge Time of an Inhibiting Slave1.58IADAcknowledge Disable rom an inhibiting Slave0100IAIZAddress to Inhibits High Delay100nsINTAINTA/Width250ns	^t PD			3	
Up Time Address Hold Time50nstDHWWrite Data Hold Time50nstDHWWrite Data Hold Time50nstDXLUp Time To XACK0nstDHRRead Data Set Up Time To XACK065tDHRRead Data Hold Time065tAHAcknowledge Hold065tXAHAcknowledge Time08tXACKAcknowledge Time08tCMDCommand Pulse Width1009.5nstVACKAAcknowledge Time of of an Inhibited Slave1.58µstXACKBAcknowledge Time of an Inhibited Slave1.58µstACKBAcknowledge Time of an Inhibited Slave1.58µstACKBAcknowledge Time of an Inhibited Slave; used to determine txACKA Min.)1.58µstAIZAddress to Inhibits High Delay0100 nsnstAIZNTA/Width250100ns	tAS	Address Set-Up Time (at Slave Board)	50		ns
tDHW tDXLWrite Data Hold Time Read Data Set Up Time To XACK50nstDHRRead Data Set 	tDS		50		ns
tDXLRead Data Set Up Time To XACK0nstDHRRead Data Hold Time065nstXAHAcknowledge Hold Time065nstXAHAcknowledge Time08μstXACKAcknowledge Time08μstCMDCommand Pulse Width1009.5nstJDInhibit Delay0100 (Recommend < 100 ns)	^t AH	Address Hold Time	50		ns
Up Time To XACKRead Data Hold Time065nstXAHAcknowledge Hold Time065nstXACKAcknowledge Time08μstCMDCommand Pulse Width1009.5nstIDInhibit Delay0100 (Recommend < 100 ns)	tDHW .	Write Data Hold Time	50		ns
tXAHAcknowledge Hold Time065nstXACKAcknowledge Time08μstCMDCommand Pulse Width1009.5nstJDInhibit Delay0100 (Recommend < 100 ns)	^t DXL		0		ns
TimeTimetXACKAcknowledge Time08μstCMDCommand Pulse Width1009.5nstIDInhibit Delay0100 (Recommend < 100 ns)nstXACKAAcknowledge Time of of an Inhibited Slavet_IAD + 50 ns1500tXACKBAcknowledge Time of an Inhibiting Slave1.58μstACKBAcknowledge Time of an Inhibiting Slave1.58μstALZAddress to Inhibits High Delay0100 100 (arbitrary)nstAIZAddress to Inhibits High Delay100ns	^t DHR	Read Data Hold Time	0	65	ns
tCMDCommand Pulse Width1009.5nstJDInhibit Delay0100 (Recommend < 100 ns)	^t XAH	Acknowledge Hold Time	0	65	ns
Width0100 (Recommend < 100 ns)nstInhibit Delay0100 (Recommend < 100 ns)	^t ХАСК	Acknowledge Time	0	8	μS
tXACKAAcknowledge Time of of an Inhibited SlavetIAD + 50 ns1500tXACKBAcknowledge Time of an Inhibiting Slave1.58μstIADAcknowledge Disable from Inhibit (An internal parameter on an inhibited slave; used to determine tXACKA Min.)0100 (arbitrary)nstAIZAddress to Inhibits High Delay100nsnstINTAINTA/Width250nsns	tCMD		100	9.5	ns
tXACKBAcknowledge Time of an Inhibiting Slave1.58μstIADAcknowledge Disable from Inhibit (An internal parameter on an inhibited slave; used to determine tXACKA Min.)0100 (arbitrary)nstAIZAddress to Inhibits High Delay100nstINTAINTA/ Width250ns	ţID	Inhibit Delay	0		ns
an Inhibiting SlaveincomeootIADAcknowledge Disable from Inhibit (An internal parameter on an inhibited slave; used to determine tXACKA Min.)0100 (arbitrary)nstAIZAddress to Inhibits High Delay100nstINTAINTA/ Width250ns	^t ХАСКА	Acknowledge Time of of an Inhibited Slave	t _{IAD} + 50 ns	1500	
from Inhibit (An internal parameter on an inhibited slave; used to determine tXACKA Min.)(arbitrary)tAIZAddress to Inhibits High Delay100nstINTAINTA/ Width250ns	[†] ХАСКВ		1.5	8	μs
tINTA INTA/ Width 250 ns	^t IAD	from Inhibit (An internal parameter on an inhibited slave; used to determine	0		ns
	^t AIZ			100	ns
tCSEP Command Separation 100 ns	^t INTA	INTA/ Width	250		ns
	^t CSEP	Command Separation	100		ns

- 	BUS TIMING SPECIFICATIONS SUMMARY									
Parameter	Description	Minimum	Maximum	Units						
^t BREQL	↓BCLK/ to BREQ/ Low Delay	0	35	ns						
tBREQH	↓BCLK/ to BREQ/ High Delay	0	35	ns						
tBPRNS	BPRN/ to ∔BCLK/ Setup Time	22		ns						
^t BUSY	BUSY/ delay from ∔BCLK/	0	70	ns						
tBUSYS	BUSY/ to ∔BCLK/ Setup Time	25		ns						
^t BPRO	IBCLK/ to BPRO/ (CLK to Priority Out)	0	40	ns						
^t BPRNO	BPRN/ to BPRO/ (Priority In to Out)	0	30	ns						
^t CBRO	↓BCLK/ to CBRQ/ (CLKto Common Bus Request)	0	60	ns						
^t CBRQS	CBRQ/ to IBCLK/ Setup Time	35		ns						
tXCD	XACKI to Command1 Delay	0	1500	ns						
^t BSYO	CBRQ/I and BUSY/I to BUSY/I		12	μS						
tCCY	C-clock Period	100	110	ns						
tcw	C-clock Width	0.35 tCCY	0.65 tCCY	ns						
tINIT	INIT/Width	5		ms						
^t INITS	INIT / to MPRO / Setup Time	100		ns						
^t PBD	Power Backup Logic Delay	0	200	ns						
^t PFINW	PFIN / Width	2.5	and the set of the state of the	ms						
^t MPRO	MPRO/ Delay	2.0	2.5	ms						
tACLOW	ACLO/ Width	3.0		ms						
^t PFSRW	PFSR/ Width	100		ns						
tтоит	Timeout Delay	5	∞ (D.C.)	ms						
^t DCH	D.C. Power Supply Hold from ALCO/	3.0		ms						
tDCS	D.C. Power Supply Setup to ACLO/	5		ms						

APPENDIX B (Continued) BUS TIMING SPECIFICATIONS SUMMARY

APPENDIX C BUS DRIVERS, RECEIVERS, AND TERMINATIONS

	Dr	iver 1,3	·			Re	Receiver 2,3				Terminatio		
Bus Signals	Location	Туре	IOL Min _{ma}	lOH Min _{µa}	C _O Max _{pf}	Location	liL Max _{ma}	liH Max _µ a	Ci Maxpf	Location	Туре	R	Units
DAT0/→DATF/ (16 lines)	Masters and Slaves	TRI	16	-2000	300	Masters and Slaves	-0.8	125	18	1 place	Pullup	2.2	KΩ
ADRO/-ADRB/,	Masters	TRI	16	-2000	300	Slaves	-0.8	125	18	1 place	Pullup	2.2	KΩ
BHEN/ (21 lines)													
MRDC/,MWTC/	Masters	TRI	32	-2000	300	Slaves (Memory; memory- mapped I/O)	-2	125	18	1 place	Pullup	1	KΩ
IORC/,IOWC/	Masters	TRI	32	-2000	300	Slaves (I/O)	-2	125	18	1 place	Pullup	1	KΩ
XACK/	Slaves	TRI	32	-2000	300	Masters	-2	125	18	1 place	Pullup	510	Q
INH1/,INH2/	Inhibiting Slaves	ос	16	-	300	Inhibited Slaves (RAM, PROM, ROM, Memory-	-2 .	50	18	1 place	Pullup	1	KΩ
						Mapped I/O)				na shekara Shekara	$\mathcal{F}_{\mathcal{F}}_{\mathcal{F}_{\mathcal{F}_{\mathcal{F}}_{\mathcal{F}_{\mathcal{F}}_{\mathcal{F}_{\mathcal{F}_{\mathcal{F}}_{\mathcal{F}_{\mathcal{F}}_{\mathcal{F}_{\mathcal{F}}}}}}}}}}$		
BCLK/	1 place (Master us)	TTL	48	-3000	300	Master	-2	125	18	Mother- board	To +5V To GND	220 330	2
BREQ/	Each Master	TTL	5	-200	60	Central Priority Module	2	50	18	Central Priority Module (not req)	Pullup	1	KΩ
BPRO/	Each Master	TTL	5	-200	60	Next Master in Serial Priority Chain at its BPRN/	-1.6	50	18	(not req)			
BPRN/	Parallel: Central Priority Module Serial:Prev Masters BPRO/	TTL	5	-200	300	Master	-4	100		(not req)			
BUSY/, CBRQ	All Masters	0.C.	20	·	300	All Masters	-2	50	18	1 place	Pullup	1	KΩ
INIT/	Master,	0.C.	32	، م	300	AII	-2	50	18	1 place	Pullup	2.2	KΩ
CCLK/	1 place	TTL	48	- 3000	300	Any	-2	125	18	Mother- board	To +5V To GND	220 330	
INTA/	Masters	TRI	32	-2000	300	Slaves (Interrupting I/O)	-2	125	18	1 place	Pullup	1	KΩ
INT0/→INT7/ (8 lines)	Slaves	0.C.	16	-	300	Masters	-1.6	40	18	1 place	Pullup	1	KΩ
PFSR/	User's Fron Panel?	TTL	16	-400	300	Slaves, Masters	-1.6	40	18	1 place	Pullup	1	KΩ
PFSN/	Power Back Up Unit	TTL	16	-400	300	Masters	-1.6	40	18	1 place	Pullup	1	KΩ
ACLO	Power Supply	0.C.	16	-400	300	Slaves, Masters	-1.6	40	18	1 place	Pullup	1	KΩ
PFIN/	Power Back- Up Unit	0.C.	16	-400	300	Masters	-1.6	40	18	1 place	Pullup	1	KΩ
MPRO/	Power Back- Up Unit	TTL	16	-400	300	Slaves Masters	-1.6	40	18	1 place	Pullup	1	KΩ

BUS DRIVERS,	RECEIVERS, AND	TERMINATIONS

Driver 1,3					Receiver 2,3				Termination			
Bus Signals	Location	Туре	^I OL Min _{ma}	lOH Min _{µa}	C _O Max _{pf}	Location	liL Max _{ma}	l _{IH} Max _{μa}	C _I Maxpf	Location	Туре	R Unit
Aux Reset/	User's Front	Switch to GND	-	-	-	Masters	-2	50	18	None		
ta da ser	Panel?	(Note 5)										1
												1
Notes:			L							· · · ·		1.11
1. Driver R	equirements											
OL =	High Output Cu Low Output Cu Capacitance Di	rrent Drive	r i									
TŘI = 0.C. =	3-State Drive Open Collector Totem-pole Dri	r Driver	iiity									ta di
and the second second	Requirements									5 - ¹ - 1		
ίμ = 1μ =	High Input Cur Low Input Curr Capacitive Loa	rent Load ent Load			• •		-					
	w state must I gh state must											
4. For the	iSBC 80/10 a	and the iS	BC 80/	10A us	e only	a 1K pull-up r	resistor to) +5v fc	or BCL	and CC</td <td>LK/ term</td> <td>ination.</td>	LK/ term	ination.
· · · · ·	mend a 47Ω re											

APPENDIX D BUS POWER SPECIFICATIONS

		Standa	rd (P1)	,	Optional (P2)						
					Analog	Power	Battery Power Backup				
	Ground	+ 5	+ 12	- 12	+ 15	- 15	+ 5	+ 12	- 12	- 5	
Mnemonic	GND	+ 5V	+ 12V	– 12V	+ 15V	– 15V	+ 5B	+ 12B	– 12B	– 5B	
Bus Pins	P1 + 1,2, 11,12, 75,76 85,86	P1 + 3,4, 5,6,81, 82,83, 84	P1 + 7,8	P1 + 79, 80	P2 + 23, 24	P2 + 25, 26	P2 + 3,4, 5,6	P2 + 11, 12	P2 + 15, 16	P2 – 7,8	
Nominal Output	Ref.	+ 5.0V	+ 12.0V	– 12.0V	+ 15.0V	– 15.0V	+ 5.0V	+ 12.0V	- 12.0V	– 5.0V	
Tolerance from Nominal'	Ref.	±5%	±5%	±5%	±3%	±3%	±5%	±5%	±5%	±5%	
Ripple (Pk-Pk)²	Ref.	50 mV	50 mV	50 mV	10 mV	10 mV	50 mV	50 mV	50 mV	50 mV	
Transient Response Time ³		500 μs	500µs	500 μs	100 μs	100 μs	500 μs	500 μs -	500 μs	500 μs	
Transient Deviation ⁴		± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	± 10%	

NOTES:

1. Tolerance is worst case, including initial voltage setting line and load effects of power source, temperature drift, and any additional steady state influences.

2. As measured over any bandwidth not to exceed 0 to 500 kHz.

3. As measured from the start of a load change to the time an output recovers within $\pm 0.1\%$ of final voltage.

4. Measured as the peak deviation from the initial voltage.

APPENDIX E MECHANICAL SPECIFICATIONS

