ASM86 ASSEMBLY LANGUAGE REFERENCE MANUAL

~

Order Number: 122385-001

Copyright © 1985 Intel Corporation Intel Corporation, 3065 Bowers Avenue, Santa Clara, CA 95051 Additional copies of this manual or other (nte) literature may be obtained from:

Literature Department Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051

Intel retains the right to make changes to these specifications at any time, without notice. Contact your local sales office to obtain the fatest specifications before placing your order.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent Beenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104 9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may only be used to identify Intel products:

BITBUS	1:11	SBC	Plug-A-Bubble
COMMputer	immx	ISBX	PROMPT
CREDIT	Ensite	ISDM	Promware
Data Pipeline	:rt_1	iSXM	QueX
Genus	int 3BOS	KEPROM	QUEST
1	Intelevision	Library Manager	Ripplemode
1	int sigent Identifier	MCS	RMX/80
PICE	int figent Programming	Megachassis	RUP
ICE	Intellec	MICROMAINERAME	Scartless
iCS	Intelling	MULTIBUS	SOLO
1DBP	IOSP	MULTICHANNEL	SYSTEM 2000
iD1S	iPOS	MULTIMODULE	GPL
if BX	iRMX		

REV.		DATE	APPD.
-001	Original issue.	6/85	C.W.
		•	

~

How to Use This Manual

This manual describes the assembly language for the 8086/8088 and the 8087. You should already be familiar with the 8086/8087/8088 before attempting to use this manual. If you are not familiar with the 8086/8087/8088 family of processors, you may wish to read the following manuals first:

- iAPX 86/88/186/188 User's Manual-Programmer's Reference, order number 210911, which is the basic reference document for iAPX 86/88, and iAPX 186/188 users. It includes a general description of the 8087 Numeric Processor.
- An Introduction to ASM86, order number 121689, which is an introduction to programming in assembly language for the 8086/8088.

The ASM86 Assembly Language Reference Manual is provided with the ASM86 Macro Assembler Operating Instructions, which describes how to assemble your 8086/8087/8088 program modules. It also contains a list of manuals for related Intel development tools, such as utilities and high-level language translators.

Before plunging into this manual you should read Chapter 1. It introduces some of the concepts, terminology, and conventions that are used throughout the manual. Sections labeled "'Overview'' are introductions to material covered in a chapter. These sections are intended to give you an overall perspective of the material. In Chapter 3, there are two sections entitled "Introduction to...". These sections introduce two data structures unique to the assembly language. You should read these sections early in your use of the manual. The following is a brief description of the chapter contents:

- Chapter 1 discusses the important issues of the machine architecture (registers, segmentation) and introduces the assembly language.
- Chapter 2 discusses the assembler directives that control segmentation (defining program segments).
- Chapter 3 discusses the definition of variables and labels and the definition and initialization of data storage. It also describes the many data structures supplied by the assembly language.
- Chapter 4 describes the possible operand types that you can use with machine
 instructions. It also describes the assembly-time expressions that you can use.
- Chapter 5 describes the directives that allow you to develop modular programs, both in assembly language and assembly language programs that will link to modules written in other 8086/8088 languages.
- Chapter 6 fully describes the instruction sets for the 8086/8088 and the 8087.
- Chapter 7 describes the macro language supplied by the assembler.

Notational Conventions

typeface

This typeface indicates computer output or user input. The characters must be entered in the order shown.

UPPERCASE	Characters shown in uppercase must be entered in the order shown. You may enter the characters in uppercase or lowercase.
italic	Italic indicates a metasymbol that may be replaced with an item that fulfills the rules for that symbol. The actual symbol may be any of the following:
directory-name	Is that portion of a <i>pathname</i> that acts as a file locator by identifying the directory containing the <i>filename</i> .
filename	Is a valid name for the part of a <i>pathname</i> that names a file.
pathname	Is a valid designation for a file; in its entirety, a pathname consists of a <i>directory-name</i> and a <i>tilename</i> .
pathname1, pathname2,	Are generic labels placed on sample listings where one or more user-specified pathnames would actually be printed.
variable-name	Is a valid name for a variable.
Vx.y	Is a generic label placed on sample listings where the version number of the product that produced the listing would actually be printed.
[]	Brackets indicate optional arguments and parameters.
{ }	Braces indicate that one and only one of the enclosed items must be entered unless the field is also surrounded by brackets, in which case, the item is optional.
₹ }	At least one of the enclosed items must be selected unless the field is also surrounded by brackets, in which case, the items are optional. The items may be used in any order unless otherwise noted.
	In syntax descriptions, the vertical bar separates options within brackets [] or braces $\{ - \}$.
	Ellipses indicate that the preceding argument or param- eter may be repeated.
(,)	The preceding item may be repeated, but each repetition must be separated by a comma.
punctuation	Punctuation other than ellipses, braces, and brackets must be entered as shown.
<cr></cr>	Indicates a carriage return.

_

 \sim

 \sim

Chapter 1	Page
Overview of the ASM86 Assembly Language	
The 8086/8087/8088 Development Environment	l-1
An Overview of the Assembly Language	1-1
Basic Assembly Language Constituents	1-3
Character Set	1-3
Tokens and Separators	1-4
Delimiters	1-4
Identifiers	1-4
Statements	1-5
An Overview of the Macro Language	1-5
CPU Hardware Overview	1-5
The General Register Set	1-6
The Segment Register Set	1-7
The 8086/8088 Memory Segmentation Model	1-8
Format for Directive Specifications	1-9

Chapter 2 Segmentation

1

Overview of Segmentation	2-1
The SEGMENT/ENDS Directive	2-1
Multiple Definitions for a Segment	2-3
"Nested" or "Embedded" Segments	2-4
The Default Segment - ??SEG	2-5
The ASSUME Directive	2-5
Forward Referenced Names in an ASSUME Directive	2-7
Multiple ASSUME Directives	2-8
The GROUP Directive	2-8
Use of the OFFSET Operator with Groups	2-9

Chapter 3 Defining and Initializing Data

Overview of Variables and Labels
Constants
Defining and Initializing Variables (DB, DW, DD, DQ, DT Directives)
Introduction to Records
The RECORD Directive
Record Template Definition
"Partial" Records

	Page	
Record Allocation and Initialization	3-9	
Introduction to Structures	3-10	\frown
The STRUC Directive	3-11	
Structure Template Definition	3-11	
Structure Allocation and Initialization	3-12	
Defining Labels		
The PROC Directive	3-15	
The LABEL Directive		
The Location Counter (\$)	3-18	
The ORG Directive		
The EVEN Directive		
The PURGE Directive	3-19	
Using the PURGE Directive to Control Debug Information	3-19	

Chapter 4 Accessing Data—Operands and Expressions

8086/8087/8088 Instruction Statements	4-1	
Operand Types	4-2	
Registers	4-2	
Floating Point Stack	4-2	\sim
Immediate Operands	4-2	
Memory Operands	4-3	
Direct Address	4-3	
Register Indirect Address	4-3	
Based Address	4-4	
Indexed Address	4-4	
Based Indexed Address	4-4	
Segment Register Defaults	4-4	
Overview of Expressions	4-6	
Types of Expression Operands	4-6	
Numbers	4-6	
Address Expressions	4-7	
Accessing Structure Fields	4-8	
Relocatable Expressions	4-9	
Arithmetic Operators	4-10	
HIGH/LOW	4-10	
Multiplication and Division	4-11	
Shift Operators	4-11	\sim
Addition and Subtraction	4-12	
Relational Operators	4-12	
Logical Operators	4-13	
Attribute Overriding Operators	4-14	

	Page
Segment Override	4-14
PTR Operator	4-15
SHORT Operator	4-16
Attribute Value Operators	4-17
THIS Operator	4-17
SEG Operator	4-18
OFFSET Operator	4-18
TYPE Operator	4-19
LENGTH Operator	4-20
SIZE Operator	4-21
Record Specific Operators	4-21
Shift Count	4-22
MASK Operator	4-22
WIDTH Operator	4-23
Operator Precedence	4-23
Highest Precedence	4-23
Lowest Precedence	4-23
The EQU Directive	4-24

 \sim

~

~ ~

Chapter 5 Program Linkage Directives

Overview of Program Linkage	5-1
The PUBLIC Directive	5-1
The EXTRN Directive	5-1
The Placement of EXTRN's	5-2
The END Directive	5-3
The NAME Directive	5-5

Chapter 6 The 8086/8087/8088 Instruction Set

The 8086/8088 Instruction Set	6-1
Instruction Statement Formats	6-1
Addressing Modes	6-1
Memory Operands	6-1
Segment Override Prefixes	6-2
Register Operands	6-3
Immediate Operands	6-4
String Instructions and Memory References	6-4
Mnemonic Synonyms	6-6
Organization of the Instruction Set	6-6
Data Transfer	6-7
General Purpose Transfers	6-7

	Page	
Accumulator-Specific Transfers	6-7	
Address-Object Transfers	6-7	\sim
Flag Register Tranfers	6-8	
Arithmetic	6-8	
Flag Register Settings	6-8	
Addition	6-8	
Subtraction	6-9	
Multiplication	6-9	
Division	6-9	
Logic	6-10	
Two-Operand Operations	6-10	
String Manipulation	6-10	
Hardware Operation Control	6-10	
Primitive String Operation	6-11	
Software Operation Control	6-12	
Control Transfer	6-12	
Calls, Jumps, and Returns	6-12	
Conditional Jumps	6-12	
Iteration Control	6-13	
Interrupts	6-13	\sim
Processor Control	6-14	
Flag Operations	6-14	
Processor Halt	6-14	
Processor Wait	6-14	
Processor Escape	6-14	
Bus Lock	6-15	
Single Step	6-15	
Instruction Description Formats	6-15	
Format Boxes	6-16	
Instruction Detail Tables	6-16	
Flags	6-16	
The 8087 Instruction Set	6-108	
8087 Architectural Summary		
Floating-Point Stack	6-108	
Environment	6-109	
Status Word	6-109	
Control Word	6-110	
Tag Word	6-111	\sim
Exception Pointers	6-112	
Data Types	6-112	
8087 Operation		
Coprocesssing	6-114	

Ρ	a	g	e

Numeric Processing	114
8087 Emulators	116
Organization of the 8087 Instruction Set	116
Data Transfer Instructions 6-1	116
Arithmetic Instructions 6-1	117
Comparison Instructions 6-1	!19
Transcendental Instructions	19
Constant Instructions	20
Processor Control Instructions	20

1 ~

~

Chapter 7 The MACRO Processing Language

Introduction	7-1
Macro Processor Overview	7-1
Creating and Calling Macros	7-2
Creating Parameterless Macros	7-2
Creating Macros with Parameters	7-6
LOCAL Symbols in Macros	7-7
The Macro Processor's Built-in Functions	7-8
Comment, Escape, Bracket and METACHAR Built-in Functions	7-8
Comment Function	
Escape Function	7-9
Bracket Function	7-10
METACHAR Function	7-11
Numbers and Expressions in MPL	7-11
SET Macro	7-11
EVAL Function	
Logical Expressions and String Comparisons in MPL	7-12
Control Flow and Conditional Assemblies	7-14
IF Function	7-14
WHILE Function	7-15
REPEAT Function	7-16
EXIT Function	7-16
String Manipulation Built-in Functions	7-17
LEN Function	7-17
SUBSTR Function	7-17
MATCH Function	7-18
Console 1/O Built-in Functions	7-19
Advanced MPL Concepts	7-19
Macro Delimiters	7-20
Implied Blank Delimiters	7-20
Identifier Delimiters	7-20

	Page
Literal Delimiters	7-21
Literal vs. Normal Mode	7-22
Algorithm for Evaluating Macro Calls	7-23

Appendix A Codemacros

Appendix B Flag Operations

Appendix C Reserved Words

Appendix D MPL Built-In Functions

Appendix E Instructions in Hexadecimal Order

Appendix F Example Macros

Appendix G Example Programs

Appendix H 186 Instruction Set Summary

Figures

1-1	the iAPX 86,88 Family Development Process	1-2
1-2	The General Register Set	1-6
1-3	The Segment Register Set	1-7
]-4	Generating a Physical Address	1-8
3-1	"Partial" Record Definition	3-9
3-2	Structure Definition and Allocation	3-14
6-1	The 8087 Stack Fields	6-108
6-2	8087 Environment	6-109
6-3	Status Word Format	6-110
6-4	Control Word Format	6-111

		Page
6-5	Tag Word Format	., 6-112
6-6	Exception Pointers Format	6-112
6-7	Data Formats	6-113
6-8	FSAVE/FRSTOR Memory Layout	. 6-179
6-9	FSTENV and FLDENV Memory Layouts	. 6-185
7-1	Macro Processor versus Assembler-Two Different Views of a Source File	. 7-1

Tables

~

 \sim

 \sim

1-1	Implicit Use of General Registers	1-7
3-1	Constants	3-3
6 -1	String Instruction Mnemonics	6-4
6-2	8086/8087 Conditional Transfer Operations	6-13
6-3	Symbols	6-17
6-4	Effective Address Calculation Time	6-19
6-5	8087 Data Types	6-112
6-6	Rounding Modes	6-115
6-7	Exception and Response Summary	6-116
6-8	Data Transfer Instructions	
6-9	Arithmetic Instructions	6-117
6-10	Basic Arithmetic Instructions and Operands	6-118
6-11	Comparison Instructions	6-119
6-12	Transcendental Instructions	5-119
6-13	Constant Instructions	6-120
6-14	Processor Control Instructions	6-121
6-15	FXAM Condition Code Settings	6-194

 $\overline{}$

 \frown

The 8086/8087/8088 Development Environment

This chapter presents an overview of ASM86, a macro assembly language for the 8086 and 8088 microprocessors, optionally in combination with the 8087 Numeric Data Processor. The ASM86 Macro Assembler generates object modules, which contain machine instructions and data, from programs written in ASM86. Programs may be written solely in assembly language or can be a modular combination of ASM86 and other high-level language modules. After the ASM86 modules have been assembled, they can be processed by the following iAPX 86,88 utilities:

- LINK86 combines object modules into load modules.
- LOC86 binds load modules to absolute memory addresses.
- LIB86 helps build and manage libraries of object modules.
- OI186 converts an 8086/8088 object module to Intel Hex Format.

Figure 1-1 describes the iAPX 86,88 development process.

This revision of the ASM86 Language Reference Manual includes information on the iAPX 186 instructions. These instructions can be used only if you use the iAPX 186 assembler. The 186-only instructions are indicated by having iAPX 186 in parentheses after the mnemonic. Clocks of iAPX 186 are given in Appendix H of this manual.

An Overview of the Assembly Language

The assembly language for the 8086/8088 is used to write and structure programs to be assembled, linked, located, and executed on an 8086 or 8088 microprocessor, optionally in combination with an 8087 Numeric Data Processor. There are directives to control program segmentation, the allocation of data, including structured data types, and to structure multi-module programs through relocation and linkage directives. The assembly language features a set of operators for assembly-time expressions, which allow the user to manipulate and control the data typing in a simple way and supply a means to perform assembly time arithmetic.

A very important feature of the assembly language is its simplified instruction mnemonics. Many assemblers require the programmer to remember a different mnemonic for each machine opcode. For example, a "move immediate" would require a different mnemonic than a "move memory". The 8086/8088 instruction set uses a single mnemonic for each generic instruction type. Thus, all "moves" use the mnemonic "MOV". The opcode generated is dependent on the operands supplied with the instruction. A move from memory could be written—

MOV AX, COUNT

where COUNT is a variable. An immediate move would be written as:

MOV DX, 0A:23H

In each case the mnemonic is the same. This simplification allows the programmer to concentrate on the programming task and not on remembering a large set of mnemonics. In order to determine the correct instruction to generate, the assembler examines




Figure 1-1. The iAPX 86,88 Family Development Process

the operands and determines their "type" (byte/word, variable/constant, etc.) and then uses this information to select the appropriate code.

The 8086 and 8088 have instructions to manipulate both 8 and 16-bit data. ASM86 is a "strongly-typed" language in that it checks that operands in an instruction are of the same "type". This prevents the programmer from inadvertantly moving a word variable into an 8-bit destination. for example. This would be an error that might not be detected until run-time. The assembler will catch this error at the time of assembly, saving the programmer the chore of debugging this error. However, one of the features of programming in assembly language is the ability to manipulate data in every possible way, including the above "illegal" operation. ASM86 has many directives and expression operators to override this typing mechanism so that these types of operations can be performed (see Chapter 4).

The assembler allows you to forward reference variables and labels in your program. A forward reference is a use of a variable or label prior to its definition. For example:

When you make a forward reference such as that shown above, the assembler must make a guess as to the nature of the thing referenced. In this case it will assume that it is a word variable because AX is a word register. However, it could be a constant if it was defined as:

COUNT EQU 15 ; definition of COUNT as a constant

It is possible for the assembler to make a poor or incorrect guess that could lead to an error message or inefficient code. It is recommended that you try to avoid forward references as much as possible in your program. A good practice is to define all your variables and data at the top of your program.

Basic Assembly Language Constituents

This section discusses the elements that constitute a source file in the ASM86 assembly language.

Character Set

The character set used in ASM86 is a subset of both ASCII and EBCD1C character sets. The valid characters consist of the alphanumerics:

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z a b c d e f g h i j k l m n o p q r s t u v w x y z 0 1 2 3 4 5 6 7 8 9

along with these special characters:

 $H = \{* \mid -() \in \} < >; `, ``, _:? @ $ &$

and the non-printing characters:

space tab carriage-return line-feed

If an ASM86 program contains any character that is not in this set, the assembler will treat the character as a blank. The combination of a linefeed or carriage-return/ linefeed immediately followed by an ampersand represents a continuation line and is treated as a blank (except within a character string or comment).

Upper- and lowercase letters are not distinguished from each other (except in character strings). For example, xyz and XYz are interchangeable.

Blanks are not distinguished from each other and any unbroken sequence of blanks is considered to be the same as a single blank (except within a character string).

Special characters and combinations of special characters have particular meanings in a program, as described in the remainder of this manual.

Tokens and Separators

A token is the smallest meaningful unit of a source program, much as words are the smallest meaningful units of a book in English. Separators are used to separate two adjacent tokens so that they are not mistakenly thought to be one longer token. The most commonly used separator is the blank. Any unbroken sequence of blanks may be used wherever a single blank is allowed. Horizontal tabs are also used as separators and are interpreted by the assembler identically to blanks except that they may appear as multiple blanks in the list file (see operator's manual). Any illegal character, or character used in an illegal context, is also treated as a separator.

Delimiters

Delimiters are special characters that serve to mark the end of a token and also have a special meaning unto themselves (as opposed to separators, which merely mark the end of a token). Commas, plus-signs, square brackets, etc., all serve as delimiters. When a delimiter is present, separators need not be used; however, using separators often makes your programs easier to read and, therefore, easier to understand.

Identifiers

An identifier is used to name a user-defined entity in a program. This could be a segment, a group, a variable, a label, or a constant defined with an EQU (Equate) directive. The format for an identifier is as follows:

- 1. The identifier must begin with a letter or one of three special characters:
 - a. A question mark (?), with hexadecimal value 3FH
 - b. A commercial at-sign (a), with hexadecimal value 40H
 - c. An underscore (_), with hexadecimal value 5FH
- 2. It may contain letters or digits and the three special characters.
- The identifier name is considered unique only up to 31 characters, but it can be of any length (up to 255 characters).
- 4. Every identifier has global scope within your program module.

Statements

Just as tokens may be seen as the assembly language counterparts to the English concept of words, so may statements be viewed as analogous to sentences. A statement is a specification to the assembler as to what action to perform. In fact, one way of viewing a computer program is as a sequence of statements which, when taken as an aggregate, is intended to perform a particular function. Statements may be divided into two types: instructions and directives.

Instructions are translated by the assembler into machine instruction code which "instruct" the 8086/8087/8088 to perform certain operations. Directives are not translated into machine instruction code by the assembler but rather "direct" the assembler itself to perform certain clerical functions.

Usually a statement will occupy one line in your source file. A linc is a sequence of characters ended by a terminator (line-feed or carriage-return/line-feed combination). However, ASM86 provides for continuation lines which allow a statement to occupy more than one physical line in your source file. Any statement may be continued if the first character following the terminator is an "&". (Symbols, however, may NOT be broken across continuation lines. Character strings may not be continued across continuation lines; the string must be closed with an apostrophe on one line and then reopened with an apostrophe on a subsequent continuation line, with an intervening ",". Comments are considered to be ended by a terminator; if a comment is continued then the first non-blank character following the "&" must be a ";".)

An Overview of the Macro Language

The assembler contains as its front-end a macro processor. The macro processor scans the source file for macro definitions and macro calls written in Macro Processor Language (MPL). Macro calls are expanded according to macro definitions, and the resulting source assembly language is assembled by the assembler. By using MPL, you can create macros specific to your application that can generate sequences of assembly language instructions or directives. The macro processor is a very powerful string replacement facility that can help to simplify a programming task. Repeatedly used code sequences can be replaced by a simple macro call. Also, frequently used assembler directive statements can be replaced by macro calls. Details for the use of MPL are in Chapter 7.

CPU Hardware Overview

The 8086 and 8088 execute exactly the same instructions. The instruction set includes arithmetic and logical, program transfer, and data transfer operations. It also includes the following new operations:

- Multiplication and division of signed and unsigned binary numbers as well as unpacked decimal numbers
- Move, scan, and compare operations for strings up to 64K bytes in length
- Non-destructive bit testing
- Byte translation from one code to another
- Software-generated interrupts
- A group of instructions that can help coordinate the activities of multiprocessor systems

This section will give a broad overview of the machine architecture by presenting the register set for the 8086/8088. The 8087 is discussed in Chapter 6.

The General Register Set

The 8086/8088 has a set of eight 16-bit general registers which are shown in Figure 1-2. These general registers are subdivided into two sets of four registers. The first set is called the data registers. Each 16-bit data register is further divided into two 8-bit registers, allowing its upper (high) and lower halves to be separately addressed. This means that each data register can be used interchangeably as a 16-bit register, as two 8-bit registers. Each of these 16-bit and 8-bit registers can participate in arithmetic and logical operations. The data register set is given below:

16-Bit Register	8-Bit Registers	
Ť	Iligh	Low
AX	АН	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

The second set of general registers consists of the pointer and index registers. These registers can participate in most of the same 16-bit arithmetic and logical operations as the data registers. In most cases, however, these registers are used as pointer or index registers for addressing data objects in memory. The addressing modes available on the 8086/8088 are discussed in Chapter 4. These registers are:

- BP base pointer 🔍
- SP stack pointer
- SI source index
- D1 destination index




Figure 1-2. The General Register Set

Some of the 8086/8088 instructions make implicit use of general registers. Table 1-1 lists the general types of instructions which use these registers. You should refer to the complete description of each instruction given in Chapter 6 for a discussion of this implicit use.

Register	Operations
٨x	Word Multiply, Word Divide, Word I/O
AL	Byte Multiply, Byte Divide, Byte I/O, Translate, Decimal Arithmetic
AH	Byte Multiply, Byte Divide
вх	Translate
CX	String Operations, Loops
CL	Variable Shift and Rotate
DX	Word Multiply, Word Divide, Indirect I/O
SP	Stack Operations
SI	String Operations
Di	String Operations

Table 1-1. Implicit Use of General Registers

The Segment Register Set

The 8086/8088 is capable of addressing a megabyte of memory. This megabyte can be accessed through four segments by the CPU. Each segment is 64K bytes in size. The four segment registers (CS, SS, DS, ES) indicate the base locations for these segments. They are shown in Figure 1-3 below. The four segments are functionally defined as containing code, data (two segments), and the hardware stack. The CS register points to the current code segment. from which instructions are fetched. The SS register points to the current stack segment. All hardware stack operations are performed on locations in this segment. The DS register points to the current data segment that generally contains program variables. The ES register same accessible to programs and can be manipulated by several instructions.




Figure 1-3. The Segment Register Set

The 8086/8088 Memory Segmentation Model

The 8086/8088 can address a megabyte of memory (1,048.376 bytes). This memory space is viewed by the CPU at run-time as four functional portions called physical segments. Each physical segment is dedicated for a particular use. One is dedicated to contain code, one for data, one for the hardware stack, and an extra segment that is usually used for data.

A segment register contains a 16-bit value, used to point to the start or base of a physical segment. The contents of a segment register determine the upper 16 bits of a 20-bit address. Thus, each physical segment must begin at an address whose low four bits are zero. Such a location is called a "paragraph boundary." The value in a segment register is called a "paragraph number." Thus the location 12340H is indicated by paragraph number 1234H. For a segment register to point to this location (denoting the start of a physical segment at that location) it would be loaded with the value 1234H defining a 64K segment starting at absolute address 12340H.

It requires 20 bits to address a megabyte of memory. The 20 bits are composed from two portions by the CPU. The first portion is the 16-bit paragraph number discussed above. It specifies where the physical segment begins in memory. Another quantity is required to specify the location of a particular object within that physical segment. This quantity is called the offset portion of the address. It defines a location at a specific offset from the start of the physical segment. Each offset is a 16-bit quantity, allowing you to address up to 64K bytes in a physical segment.

How then does the hardware generate a 20-bit address from these two values? First, the paragraph number in the appropriate segment register is multiplied by 16 (shifted left 4 bits). The result is then added to the offset yielding the 20-bit address (see Figure 1-4). The hardware automatically performs this operation. You, however must ensure: 1) that the correct paragraph number is loaded into the correct segment register and 2) that the instruction uses the correct offset value. The first is usually handled by some initialization code at the start of the program or by the loader. The second is handled by the assembler, as long as the instruction is correctly coded.

The assembler, while assembling the source file, is producing code/data for only one segment at a time. Within a segment, the assembler needs only to keep track of the offset of an object, whether it be code or data. The offset is referred to as the "location counter," which may be user programmable. This same situation is true during the execution of a program; only one segment is active at a given time for either code or data. Once a segment register is set with the base of a particular segment, objects within that segment can be referred to using only their offsets within that segment. Because of the segmentation model used, the programmer is usually only manipulating the offset part when coding an instruction.




Figure 1-4. Generating a Physical Address

An important concept to keep in mind while programming the 8086/8088 is "addressability." The object in memory which you are referencing must be addressable at runtime. This means that the appropriate segment register contains the base of the segment in which the object is located. You must insure that the proper value is loaded into a segment register before the object is referenced by an instruction. This is accomplished by using the appropriate sequence of instructions to initialize the segment register. There are assembler directives described in Chapter 2, which help to insure that you are aware of the addressability of data and code while writing a program. The following example shows the definitions of two segments, one for data and one for code. In the code segment, there is an illustration of the type of code that is used to initialize a segment register.

Example:

 Data segment	; define a segment for data
ABYTE DE O	; some date!
DATA ENDS	; end of segment definition
ASSUME CS:CODE, DS:DATA	; defines the addressabilily ; of the contents of these ; segments
CDDE SEGMENT	; define a segment for code
MOV AX, DATA Mov ds, Ax	; AX = base address of DATA ; segment. in:tialize DS, data ; now addressable through DS
CODE ENDS	t end of segment definition

A source module is a separately assembled or compiled source file. An executable program can be made up of one or more modules. A single module can define- \cdot

- A part of a physical segment
- A complete physical segment
- Parts of several physical segments
- Several complete physical segments

A physical segment is composed of one or more "logical segments." These are definitions of segments made in your program through the use of assembler directives designed for this purpose. You can specify a set of logical segments and their contents (code, data, etc.) and control how they are combined into physical segments. The mechanism for accomplishing this task is discussed in Chapter 2.

Format for Directive Specifications

The chapters that follow will discuss the form and use of the assembler directives. The following describes the format used to specify how each directive is written and the meaning and use of the different fields that can be part of a directive.

Syntax

The following notation is used to show the syntax of the directives.

- Lower case strings represent fields that can be replaced either by user-supplied strings (such as names) or by assembler keywords. These items are referred to as Field Values. The actual replacement values are specified for each directive in the sections entitled *Field Values*.
- Upper case strings represent assembler keywords (e.g., SEGMENT, DB, END, or NAME).
- 3. Optional items are shown in brackets, i.e., [item]. These items are optional in the syntax. Use of these fields is specified for each directive. In some cases the absence of this item ("none specified") denotes a default case, which is noted where appropriate.
- 4. The item [, ...] represents the optional repetition of a specific item. The syntax

thing [, ...] would expand to

thing, thing, thing, ...

The actual number of items that can appear in the list is typically limited by constraints internal to the assembler.

Description

This section is a paragraph which describes the meaning and use of the directive.

Field Values

This section describes the values used in specific fields shown in the syntax of the directive. Upper case strings denote assembler keywords.

Additional Notes

After the above sections, there may be sections dealing with important considerations, concepts, or applications of the particular directive. These sections should be read carefully.

Overview of Segmentation

The 8086/8088 directly addresses one megabyte of memory. This megabyte is viewed by the CPU through four segments, each containing up to <u>64K</u> bytes. These four segments are called physical segments. The start of each segment is defined by the value placed in a segment register. This value is called a paragraph number. It defines a paragraph boundary in memory, an address divisible by 16 (least significant hexadecimal digit is equal to 011).

The four segments are classified as code, data, stack, and extra. They are defined by the four segment registers:

- CS || for code 14
- DS for data V
- SS for stack 🗸
- ES for extra 🗸



Executable instructions will be in a physical segment defined by the value in CS. Any stack operations will occur within the segment defined by SS. Data is normally found in the segment defined by DS, but it can also be placed in the segments defined by the other segment registers. The contents of the physical segments in memory during the execution of a program are defined through the assembly language as logical segments. A physical segment can contain any number of logical segments that were specified in the program source code (either one or mote modules). The SEGMENT directive is used to both define a logical segment. The GROUP directive is another way to combine logical segments with certain restrictions. Because all code and data must lie within some physical segment during program execution, a way to specify this addressability is required during assembly time to check for this condition. The ASSUME directive serves this purpose.

The SEGMENT/ENDS Directive

Syntax:

name SEGMENT [align-type] [combine-type] ['classname']

name ENDS

Description:

The SEGMENT/ENDS directive is used to define a logical segment. This segment may be combined with other segments in the same module and/or with segments defined in other modules. These segments will form the physical segments, located in memory, that are pointed to by the segment registers. The programmer will place within the SEGMENT/ENDS pair the code, data, or stack. Within a source module, each occurrence of an equivalent SEGMENT/ENDS pair (with the same name) is viewed as being one part of a single program segment.

Field Values:

name

The name for the segment, a unique ASM86 identifier.

[align-type]

This field specifies on what type of boundary in memory the segment will be located.

The values it may have are:

- 1. None specified—the default value of paragraph alignment. The segment will begin on an address divisible by 16 (i.e., an address whose least significant hexadecimal digit is equal to 014).
- 2. PARA- paragraph alignment (same as default).
- 3. BYTE--byte alignment; segment may start at any address.
- WORD-word alignment; segment will start at an even address (i.e., least significant bit equal to 0B). (See EVEN directive, page 3-19.)
- PAGE—page alignment; segment will start at an address whose two least significant hexadecimal digits are equal to 00H.
- 6. INPAGE—inpage alignment; the entire segment must fit within 256 bytes and, when located, must not overlap a page boundary (i.e., 00H, 100H, 200H, ..., 0FF00H).

[combine-type]

This field specifies how the segment will be combined with segments from other modules to form a physical segment in memory. The actual combination will occur during the LINK86 and LOC86 phase of development. The values for this field are:

- None specified—the default value of non-combinable. The segment will not be combined with any other segment. (Note, however, that separate pieces of this segment in the same module will be combined.)
- 2. PUBLIC—all segments of the same name that are defined to be public will be combined (concatenated to form one physical segment). The order of combination is controlled during the use of LINK86. The length of the resulting physical segment will equal the sum of the lengths of the segments combined.
 - 3. COMMON- all segments of the same name that are defined to be common will be overlapped to form one physical segment; all of the combined segments begin at the same physical address. The length of the physical segment will be equal to the length of the largest segment combined.
 - 4. STACK—all segments of the same name that are defined to be stack will be combined into a physical segment so that each combined segment will end at the same address (overlaid against bigh memory) and will grow "downward." The length of the stack segment after combination will equal the sum of the lengths of the segments combined.
 - 5. MEMORY—all segments of the same name that are defined to be memory will be combined so that the first memory segment encountered by L4NK86 will be treated as the physical "memory" segment. In the list of modules linked together by L1NK86, the first module that contains a "memory" segment will be used to define the physical "memory" segment. It will be located at an address above all other segments in the program. Any other segments of the type memory that are encountered by L1NK86 will be combined as common with the first segment. The length of the memory segment will be equal to the length of the first memory segment encountered.

6. AT expression—this is an absolute physical segment to be located at the memory address defined by the expression. This expression will represent a paragraph number. For example, if the expression is <u>44444</u>, then the segment will be located at paragraph number_4444H or absolute memory address<u>14440H</u>. The expression must evaluate to a constant (see Chapter 3). No forward references are allowed.

['classname']

The classname is used to indicate that segments are to be located (by LOC86) near each other in memory. This is not a means of combining segments so that they are addressable from the same segment register. The classname indicates that certain uncombined segments are to be put in the same general area in physical memory (for example, ROM).

Example:

The following two segments will be located adjacent to one another-

DATA1 SEGMENT BYTE 'ROM' DATA1 ENDS DATA2 SEGMENT BYTE 'ROM' DATA2 ENDS

Multiple Definitions for a Segment

You may "open" and "close" a segment (with SEGMENT and ENDS directives) within the module as many times as you wish. All "parts" of the segment which you define are treated together by the assembler as parts of one segment.

The following two occurrences of the segment DATA-

DATA SEGMENT PUBLIC

ABYTE DB 0 Aword dw 0 Data ends

DATA SEGMENT PUBLIC

ANOTHERBYTE DB O Anotherword dw O

DATA ENDS

are equivalent to-

DATA SEGMENT PUBLIC

ABYTE DB O AWORD DW O ANOTHERBYTE DB O ANOTHERWORD DW O

DATA ENDS

When you re-open a segment, you do not need to re-specify its attributes. However, you cannot change its attributes. The following is correct:

CODE SEGMENT BYTE PUBLIC CODE ENDS CODE SEGMENT CODE ENDS The following will be flagged as an error: DATA SEGMENT WORD 'ROM' DATA ENDS

DATA SEGMENT BYTE 'ROM'

DATA ENDS

-

"Nested" or "Embedded" Segments

Segments are never physically nested or embedded in memory. However, you may nest segment definitions in your program. This is only a lexical nesting and does not represent a physical nesting. For example, the following is a legal construct:

 DATA ENDS ;end DATA, begin assembling CODE ;again . . . CODE ENDS ;end CODE

The assembler will treat the CODE segment separate from the DATA segment. The contents of the DATA segment are not contained within the CODE segment. The following will be flagged as an error because SEGMENT/ENDS pairs must be matched as shown above:

CODE SEGMENT ; begin CODE DATA SEGMENT ; begin DATA CODE ENDS ; an error!!! Cannot close CODE before ; closing DATA

DATA ENDS

The Default Segment—??SEG

All variables and instructions must lie within some segment at run-time. If you do not specify a segment to contain your code or data, the assembler will create a segment named ??SEG, in which this code or data will lie. This segment is non-combinable and paragraph aligned.

The ASSUME Directive

Syntax:

ASSUME segreg:segpart [, ...]

or

ASSUME NOTHING

Description:

At run-time, every memory reference (a variable or label) requires two parts in order to be physically addressed: a paragraph number (segment part) and an offset (within the segment). The paragraph number will be in one of the segment registers, defining the physical segment in which the variable or label lies. (This value will have been placed in the segment register by the appropriate initialization code.) The offset value will be contained in the instruction which makes the reference. These two values are used to compute the absolute address of the object referenced. You use the ASSUME directive to define what the contents of the segment registers will be at run-time. This is done to help the assembler ensure that the code or data referenced will be addressable. The assembler will check each memory reference for addressability based on the contents of the ASSUME directive. The ASSUME directive does not initialize the segment registers; it is used by the assembler to help you to be aware of the addressability of the code and data. Unless the code or data is addressable (as defined either by an ASSUME or a segment override) the assembler will report an error. The ASSUME directive also helps the assembler decide when to automatically generate a segment override instruction prefix. (See Chapter 4 on the Segment Override Prefix.) The following example illustrates the use of ASSUME—

```
VASSUME
         DS:DATA, CS:CODE
                              ;the DATA segment is
                              ;addressable_through_DS and
                              the CODE segment through CS
 DATA SEGMENT PUBLIC
 ABYTE
         DB
             Û
 AWORD
         DR
             Û
 DATA ENDS
 DATAX SEGMENT PUBLIC
 WHERE
         DΒ
            - î
 DATAX ENDS
 CODE SEGMENT PUBLIC
         MOV
               AX, DATA
                             ;AX = base address of DATA
         MOV
               DS, AX
                             ; initialize DS
         MOV
               AL, ABYTE
                             ;DS points to base of DATA
                             ;segment that contains ABYTE.
                             ;Instruction will use offset of
                             ABYTE to address value
 ALAB:
         MOV
               AWORD, 15
                             ;CS points to base of CODE
         JMP
               ALAB
                             ;CS initialized when program
                             ;loaded, instruction will use
                             ;offset of ALAB to calculate
                             jump
         MOV
               AH, WHERE
                             ;AN ERROR!!!!! DS has not been
                              initialized with the base
                             ;address of the segment DATAX
                             and no ASSUME has been made!
                              ;The assembler does not know
                             where WHERE is.
         MOV
               AX, DATAX
         MOV
               ES, AX
                             ;initialize ES
                             ;DATAX now in ES
 ASSUME
         ES:DATAX
         MOV
               AH, WHERE
                             ;assembler will automatically
                             assemble an ES instruction
                             ;prefix to address WHERE
```

CODE ENDS

Field Values:

segreg

One of the 8086/8088 segment register names: CS, DS, SS, or ES.

segpart

This field defines a paragraph number in one of the following ways:

I. A segment name, as in:

ASSUME CS:CODE, DS:DATA

2. A previously defined group name (see page 2-8), as in:

ASSUME CS:CODEGRP, DS:DATAGRP

 An expression(see page 4-18) of the form: SEG variable-name or SEG label-name or SEG external-name, as in:

ASSUME CS:SEG START, DS:SEG COUNT

4. The keyword NOTHING, which states that nothing is defined to be in that segment register at that time. If a segment register is assumed to contain NOTHING, the assembler will not generate instructions that use this segment register for memory addressing.

Example:

ASSUME ES:NOTHING

The form ASSUME NOTHING is equivalent to:

ASSUME CS:NOTHING, DS:NOTHING, SS:NOTHING, ES:NOTHING

This is the default, which remains in effect until the first ASSUME directive is seen.

Forward Referenced Names in an ASSUME Directive

You may forward reference a name (i.e., refer to name not yet defined) in an ASSUME directive only if that name is the name of a segment. This is in the form:

If the name is not the name of a segment, an error will be reported.

Multiple ASSUME Directives

An ASSUME directive will stay in effect until it is changed by another ASSUME. That is, if you assume some contents in CS, that assumption will hold until you assume some new contents or NOTHING in CS.

The GROUP Directive

Syntax:

name GROUP segpart [, ...]

Description:

The GROUP directive is used to combine several logical segments together, so that they will form one physical segment (i.e., they will all be addressable from the same base) after the program has been located. The size of the group is equal to the sum of the sizes of all the segments specified in the GROUP directive. The total size must be less than or equal to 64K bytes. The assembler will make no checks to see if the size of the group will be correct. This check is made by LOC86. The group name can be used as if it were a segment name (except in another GROUP directive). The order of the segments in the group directive will not necessarily be the order of the segments in memory after the program is located.

The GROUP directive serves as a "shorthand" way of referring to a combination of segments. Its utility is in specifying a collection of segments that are to be grouped at link-time to form one physical segment. However, the assembler views the program content in terms of segments. When you define a variable or label (see Chapter 3), the assembler assigns that variable or label to the segment in which it was defined. The offset associated with the variable or label is from the base of its segment and not from the base of the group.

One use of the group name is in the ASSUME directive. If, for example, you have defined many different data segments that you intend to form into one physical segment when the program is located in memory, you could combine these segments with the GROUP directive. Since the contents of all these data segments will be addressable through DS during the execution of the program, you may use the group name in the ASSUME and to initialize DS. For example,

DATAGRP GROUP DATA1, DATA2 DATA1 SEGMENT ABYTE D 8 0 DATA1 ENDS DATA7 SEGMENT AWORD DW ĥ DATA2 ENDS ASSUME DS:DATAGRP, DS:CODE ;use group name in ASSUME SEGMENT CODE

```
      MOV
      AX, DATAGRP
      ;AX = base address of group

      MOV
      DS, AX_______; initialize DS

      MOV
      AX. AWORD
      ;addressable through DS/

      .
      .

      .
      .

      ENDS
```

Field Values:

name

CODE

A unique ASM86 identifier that is used as the name for the group.

segpart

The field defines a paragraph number in one of the following ways:

1. A segment name, as in:

CODEGRP GROUP CODE1, CODE2

2. An expression (see page 4-18) of the form: SEG variable-name or SEG label-name or SEG external-name, as in:

DATAGRP GROUP SEG START, SEG COUNT

Use of the OFFSET Operator With Groups

When using the OFFSET operator (see page 4-18) with a variable or label whose segment is in a group, you must use the group name as a segment override (see page 4-14) in the expression, as in:

MOV BX, OFFSET DATAGRP:COUNT

Also, if you wish to store the paragraph number of a variable or label, you must use this construct:

DW DATAGRP:COUNT DD DATAGRP:COUNT \frown

 \frown

The two most referenced objects (other than registers) in a program are variables and labels. You define these objects in your program. Variables refer to data items, areas of memory where values are stored. Labels refer to sections of code that may be jumped to or CALLed. Each variable and label has a unique name in your program.

A variable is defined through a data definition statement or the LABEL directive. Each variable has three attributes:

- 1. Segment—The segment in which the variable was defined. It is a value that represents the paragraph number of the segment.
- Offset—The offset (current location counter) of the variable defined. It is a l6-bit value which represents the distance in bytes from the base (or start) of the segment to the start of the variable in memory.
- 3. Type—The size of the data item in bytes. In most cases this type is specified through a keyword in the definition. The type of a variable determines how it may be used in an instruction and also, in some cases, how data will be stored within that variable. The possible types are:
 - 1. BYTE-one byte-8086/8088 data types.
 - 2. WORD—one word (two bytes) -- 8086/8088 data types.
 - 3. DWORD—one double-word (four bytes)—8086/8088 or 8087 data types.
 - 4. QWORD-one quad-word (eight bytes)-8087 data types.
 - 5. TBYTE—one ten-byte (ten bytes) 8087 data types.
 - 6. A structure a multi-byte, "structured" 8086/8088 data type.
 - 7. A record—an 8 or 16 bit, "bit-encoded" 8086/8088 data type.

When you define a variable, the assembler will store its definition, which includes the above attributes. In Chapter 4, there is a discussion of expression operators that allow you to obtain or to override these attributes.

Labels define addresses for executable instructions. They represent a "name" for a location in the code. This "name" or label is a location that can be jumped to or CALLed. The label is an operand of the CALL, JMP, and conditional jump instructions. A label can be defined three ways: 1) a name followed by a ":" associated with an instruction statement, 2) a PROC directive, or 3) with a LABEL directive. Like a variable, a label has three attributes, two of which are the same as those for a variable:

- 1. Segment-same as variable.
- 2. Offset same as variable.
- 3. Type—for a label, the type specifies the type of jump or CALL that must be made to that location. There are two types:
 - NEAR—this type represents a label that will be accessed by a jump or CALL that lies within the same physical segment. This type of access is referred to as an intra-segment jump or CALL. In this case, only the offset part of the label is used in the jump or CALL instruction.

2. FAR—this type represents a label that will be accessed from another segment. In this case, because control is transferred from one physical segment to another, the contents of the CS register must be changed by the jump or CALL. A far label will be represented in the jump or CALL instruction by its offset and its segment part (to be loaded into CS).

A special form for defining a label is the PROC directive. This form specifies a sequence of code that will be CALLed just as a subroutine in a high-level language. The PROC directive defines a label with a type, either NEAR or FAR. It also defines a context for the RET instruction so that the assembler can determine the type of RET to code (either a near RET or a far RET). This construct can help to structure your programs into clearly defined subroutines. But, unlike high-level language procedures, there is no scoping of names and you can "fall into" an imbedded "procedure."

Constants

A constant is a pure number without any attributes. In general, a constant can be binary, octal, decimal, hexadecimal, ASCII, decimal real, or hexadecimal real. A constant can evaluate to one of three types: 8-bit, 16-bit, or real. These types cannot necessarily be used in the same context. You should verify the correct use of constants. The assembler will report an error if a constant is used incorrectly. The proper contexts for a particular type are noted throughout this manual. Table 3-1 gives the rules for forming each type of constant. A constant that can be represented in 8 or 16 bits has a special internal representation in the assembler. These constants are referred to as '17-bit numbers.' The maximum range of values for these numbers is -0FFFFH to 0FFFFH. All assembly time expressions use two's complement arithmetic on 17-bit numbers. (For further information on the use of reals and the 8087 see The 8086 Family User's Manual Numeric Supplement.)

There is a special set of constants that are used in programming for the 8087. In general, these constants are referred to as "reals." The actual types are:

- 1. Short integer -four bytes.
- 2. Short real--four bytes.
- 3. Long integer-eight bytes.
- Long real—eight bytes.
- Packed decimal number—ten bytes.
- 6. Temp-real-ten bytes.

A short, long, or temp-real can be expressed in three ways:

1. Decimal real-without exponent.

```
1.234
3.14159
98.6
1234.4321
1.
```

2. Decimal real-with exponent.

6.8E27 1.23E-3 1E6

3. Hexadecimal real.

40490FDBR 0C0000000R Integers (includes packed decimal) can be expressed in either binary, octal, decimal, or hexadecimal notation. The type of data allocation (the directive) you choose will affect the range of values that can be used in the initialization. These ranges are noted below under the appropriate directive.

Constant Type	Rules for Formation	Examples
Binary (Base 2)	A sequence of 0's and 1's followed by the letter 'B'	11B 10001111B
Octal (Base 8)	A sequence of digits 0 through 7 followed by either the letter 'O' or the letter 'Q'	77770 45670 777770
Decimal (Base 10)	A sequence of digits 0 though 9, option ally followed by the letter "D"	3309 3309D
Hexadecimal (Base 16)	A sequence of digits 0 through 9 and/or letters A through F followed by the letter "H", (Sequence must begin with 0-9)	55H 2EH 0BEACH 0FEH
ASCII	Any ASCII string enclosed in quotes (More than 2 chars, valid for DB only.)	'A', 'BC' 'UPDATE.EXT'
Decimal Real (Base 10)	A decimal fraction, optionally followed by an exponent. The fraction is a sequence of digits 0 through 9. A decimal point is required if no exponent is present and is optional otherwise. The exponent starts with an E, followed by an optional sign and digits from 0–9.	3.1415927 002E7 1E-32 1.
Hexadecimal Real (Base 16)	A sequence of digits 0 -9 and/or letters A through F followed by the letter R. The sequence must begin with 0 9. Total number of digits must be (8, 16, 20) or (9, 17, 21). If odd numbered, the first digit must be 0.	40490FDBR 0C0000000R

Table	3-1.	Constants
-------	------	-----------

Defining and Initializing Variables (DB, DW, DD, DQ, DT Directives)

Syntax:

1 byte initialization:
[name] DB init [, ...]
2 byte initialization:
[name] DW init [, ...]
4 byte initialization:
[name] DD init [, ...]

8 byte initialization: [name] DQ init [, ...] 10 byte initialization: [name] DT init [, ...]

Description:

The DB, DW, DD, DQ, and DT directives are used to define variables and/or initialize memory. When the directive is used with a name, it specifies a named variable whose segment part is the current segment and whose offset is the current location counter. Its type depends on the type of data initialization statement used. The variable can be initialized to a value, as in:

COUNT DB 10 ;a variable initialized to 10

or it can simply reserve space with no specific initial value:

FLAGS DW ? ; reserve a word

You may also use these directives to define the contents of memory when the program is loaded. To specify 10 bytes of 0, you might code

> DB 0,0,0,0,0,0,0,0,0 or DB 10 DUP (0) ;a DUP is a repeated initialization

There are many types of values that can be used to initialize data. The following is a list of the possible types of initialization:

1. Constant expressions—a numeric value.

TEN DB 10

2. Indeterminate initialization.

RESERVE DW ?

3. An address expression - the offset or base part of a variable or label.

POINTER	DW	COUNT	;store offset of COUNT
SEGBASE	D₩	DATA	;store base address of DATA ;segment
APTR	DD	COUNT	;store offset and segment part ;of COUNT

4. An ASCII string of more than two characters-DB only.

MESSAGE DB 'HELLO THERE' MYHERO DB 'ALEISTER CROWLEY'

5. A list of initializations.

STUFF DB 10, 'A STRING', 0, 'Q'

NUMBS DW 1, 2, 3, 4, DEFEEH

6. A repeated initialization, where the quantity in the '()' is repeated 'number DUP' times.

TENS DB 10 DUP (10) PATTERN DW 100 DUP (0,1,65535)

When a number is stored in 16 bits, it is stored with its low-order byte preceding the high-order byte in memory. For example, if you were to code

DW 1234H

it would be stored as

34 12 Iow high

→ increasing memory addresses

in memory. If you specify a string in a DB directive it will be stored with one ASCII character per byte in the same order as the characters appear in the string.

DB 'ABC'

is stored as

4] 42 43

in memory.

Field Values:

[name]

A unique ASM86 identifier. It defines a variable whose offset will be the current location counter. Its type will be the type of the data initialization unit. Its length will be equal to the number of bytes initialized.

ini

There are many possible values for init depending on the usage and context. Init has five possible types, listed below. The form used will depend on what type of initialization you wish to perform. The different forms and contexts are noted below.

1. A constant expression.

- a. 1 byte initialization -- a constant or expression that evaluates to 8-bits (i.e., -255 to +255 decimal).
- b. 2 byte initialization—a constant or expression that evaluates to 16-bits (i.e., -65535 to +65535 decimal).
- c. 4 byte initialization-
 - 1. A constant or expression that evaluates to 16-bits (a 17-bit number). The upper 16 bits are sign-extended in assemblers that support the 8087, else they are initialized to 0H.
 - Short integer in the range -2³² +1 to ±2³² -1, which is -4 294 967 295 to ±4 294 967 295
 - Real in the range -2¹²⁸ to -2¹²⁶, 0, +2¹²⁶ to +2¹²⁸, or approximately -3.4E38 to -1.2E -38, 0, 1.2E -38 to 3.4E38.

- d. 8-byte initialization-
 - Long integer in the range -2⁶⁴ +1 to +2⁶⁴ -1, which is -18 446 744 073 709 551 615 to +18 446 744 073 709 551 615.
 - 2. Real in the range -2^{1024} to -2^{1022} , 0, $+2^{1022}$ to $+2^{1024}$, or approximately -1.7E308 to -2.3E 308, 0, 2.3E 308 to 1.7E308.
 - 3. A constant (17-bit number), which will be sign-extended to fit in a DQ field.
- e. 10-byte initialization-

 - 2. Real in the range -2^{16384} to $-2^{(16382)}$, 0, $+2^{16382}$ to $+2^{16382}$, or approximately -1.1E4932 to -3.4E-4932, 0, 3.4E-4932 to +1.1E4932.
- 2. The character '?' for indeterminate initialization.

In situations where you wish to reserve storage but do not need to initialize that area to any particular value, you can use the special character "?". This character specifies that the area will be reserved. The reserved area will be initialized with an indeterminate value. It can be used with any of the data initialization directives.

ABYTE DΒ 2 :reserve a byte AWORD DW 2 :reserve a word (2 bytes) 00 2 ADWORD :reserve a dword (4 bytes) AQWORD DQ ? reserve a gword (8 bytes) ATBYTE DT ? ;reserve a tbyte (10 bytes)

When used in a special DUP construct, "?" can be used to specify no initialization (see below).

3. Initializing with an address-expression--DW and DD only.

You can initialize a DW or DD with a variable name, label name, segment name, or group name. When you use a variable or label name in a DW, you are initializing with the offset of that variable or label.

DW	COUNT	;store the offset of COUNT
		;from its segment
DW	DATAGRP:COUNT	;store the offset of COUNT
		;from its group (DATAGRP)

Using a segment name or group name in a DW will store the paragraph number of that item.

DW CODE ;store the paragraph number of CODE ;segment

In a DD, the use of a variable or label name will store the offset of the variable or label in the lower order word and the segment part (paragraph number) in the higher order word. This forms a pointer to that item.

DO COUNT ;store a pointer to COUNT

which is equivalent to:

DW	COUNT	;store 1	the	offset of	CCUNT	
DW	SEG COUNT	;store t	the	paragraph	number	οf
		;COUNT'S	s 5e	ament		

Use of segment or group name in a DD will store the paragraph number in the low order word and initialize the higher order word with 00H.

4. Initializing with a string-DB only.

In a DB you can define a string up to 255 characters long. Each character is stored in a byte, where successive characters occupy successive bytes. The string must be enclosed with single quotes. If you wish to include a single quote in a string, code it as two consecutive quotes. Examples are given below.

ALPHABET DB 'ABCDEFGHIJKLMNOPQRSTUVWXYZ' DIGITS DB '0123456789' WITHQUOTE DB 'THIS AIN"T HARD''' ;inserting quote ;in string

In a DW and DD you may code a string of either one or two characters. In this case, the string is interpreted to be a number and it will be stored as a number. For example,

NUMB DW 'AB'

is equivalent to

NUMB DW 4142H

where the low byte is stored first followed by the high byte. The same convention is true for a DD. In that case, the upper 16 bits will be initialized to 00H.

5. Initializing with a repeated value.

There is a special construct that can initialize an area of memory with a repeated value or list of values. The form for this construct is given below.

repeatval DUP (val [, ...])

"Repeatval" is a positive number from 1 to 65535. It specifies the number of data initialization units to be initialized (bytes, words, dwords, qwords, or (bytes). "Val" may be any of the following:

- 1. An expression—either numeric (appropriate to the data initialization unit) or an address-expression for a DW or DD.
- 2. A "?" for indeterminate initialization. If the special form

DB	repeatval	DUP	(?)	01	
DW	repeatval	DUP	(?)	or	
DD	repeatval	DUP	(?)	ог	
DQ	repeatval	DUP	(?)	or	
$\mathbf{D}\mathbf{T}$	repeatval	DUP	(?)		

is used, then no data initialization record will be produced in the object module, but the area will be reserved. Any other use of the "?" will cause a data initialization record to be produced, but the value used for initialization will be indeterminate.

As an example:

WORD1	DB	2	DUP	(?)
WORD2	DWI	1	DUP	(?)

will both reference word variables without initializing data, whereas

WORD3 DW ? WORD4 DB 1 DUP (?,?) WORD5 DB 1 DUP (?), 1 DUP (?) WORD6 DB 2 DUP (1 DUP (?))

will all initiatize words to an indeterminate value.

3. A string where the data initialization unit is a DB.

STRING DB 10 DUP ('HELLO')

4. A list of the above items following the rules given above for each item.

STRINGSDB10DUP ('HELLO','GOODBYE')ADDEXPSDW3DUP (COUNT, START, NEXT)NUMBSDD100DUP (1, OFFFFH, 15 10101010B)DIFFERENT DB25DUP (2, 'NSJRAJ', 3)

"Val" may also be another DUP statement, following again all the above rules. DUP's may be nested up to eight levels deep.

MORESTRINGS DB 15 DUP ('HELLO', 3 DUP ('GOODBYE')) MORENUMBS DW 27 DUP (1, 3, 5, DUP (2, 5, 7)) NESTEDDUP DB 3 DUP (4 DUP (5 DUP (1, 6 DUP (0))))

Introduction to Records

ASM86 has a special data initialization statement that allows you to construct bitencoded data structures called records. A record may be either 8 or 16 bits in size. Each record is defined to have a number of fields containing a certain number of bits per field. You can store information in these fields and also access that information. Records are useful where you wish to access specific bits in a data structure. These could be flag bits, fields in a data structure used to store a real number, etc. There are special operators used to access the fields in a record. These are discussed in Chapter 4. There are two steps in using a record. The first defines a "template" for the record. This specifies the size of the record and its fields. The second step uses the record name in a data initialization statement to actually allocate the storage. These steps are described below.

The RECORD Directive

Record Template Definition

Syntax:

name RECORD field-name:exp[+initval] [, ...]

Description:

A record is a bit pattern you define in order to format bytes or words for bitpacking. A record can be from 1 to 16 bits in size. Records are first defined through the Record Template Definition. Data can then be allocated and initialized through the use of the record name in a data initialization statement (given below). Some examples:

ERRORFLAGS RECORD IOERR:3=0, SYSTEMERR:3=0, MEMERR:3=0 SIGNEDNUMB RECORD SIGN:1, NUMBER:15

Field Values:

name

This is a unique ASM86 identifier, which is the name for the record template defined.

field-name

This is a unique ASM86 identifier, which defines a bit field within the record.

exp

This is a constant or expression that evaluates to be a number in the range 1 to 16. This value specifies the number of bits in the field. (If a symbol is used in an expression, it must not be a forward reference.) The sum of the "exp's" in a record definition must not exceed 16; if they do, an error will be reported.

[= initval]

This is a constant or expression that evaluates to a number that can be represented by the number of bits defined for that field. This optional clause defines a default value for the field. If no initval is specified, the default value is zero. This default value can be overriden during allocation and initialization.

"Partial" Records

A "partial" record is a record that does not fully occupy a byte or word. The assembler will right-justify the fields within the record in the least significant bit-positions of the byte or word defined by the record. The undefined (unallocated) bits have a value of zero when the record is used to allocate storage. If you defined a record as below

QUASI RECORD A:6, B:6

it will be formatted as follows:




Figure 3-1. "Partial" Record Definition

Record Allocation and Initialization

```
Syntax:

[name] record-name < [exp] [, ... ] >

or

[name] record-name repeat-val DUP (< [exp] [, ... ] >)
```

Description:

Use of this form will allocate data in the form specified by the record template used. You may override any default values given in the record definition. For example,

FLAGS ERRORFLAGS <0,3,0> FLAGS1 ERRORFLAGS <> ;no initialization overrides PLUSONE SIGNEDNUMB <0,1> MINUS15 SIGNEDNUMB <1, 15>

Field Values:

[name]

A unique ASM86 identifier that is a name for the byte or word allocated.

record-name

This is the name of the previously defined record template that defines how the bits within the byte or word are to be allocated.

[cxp]

You may optionally override default values of record fields when you allocate the storage. The "exp" must evaluate to a number that will fit in the number of bits in the field you wish to override. You may override all, some, or none of the fields in the record template. The following rules apply:

For a record with N fields, each field is represented in the allocation statement, as shown below—

<f1,f2,f3,...,fn>

To override a particular field, place the value in the position of that field in the allocation statement. To override "f3" you would code

<,,2>

To override "fn" you would code

Each "empty" override (the ",") specifies one field; you can skip fields up to the field you wish to override just by typing a "," for that field. You do not need to type anything for fields after the one you wish to override if you are not specifying any values for them. To allocate a record with no overrides you simply code:

<>

repeatval

A positive integer that indicates the number of records to be allocated.

Introduction to Structures

You can define "structured" data blocks built from the basic types of data initialization statements. These data blocks are called "structures." A structure is composed of data initialization statements that define the fields within a block of data. Each of the fields can be separately accessed. For example, if you wish to define a data structure that contains a complex number that has two fields, you could code the following:

COMPLEX STRUC REALPART DQ O COMPLEXPART DQ O

COMPLEX ENDS

This code defines a template that can then be used to allocate storage. To store the complex number $1.2 \times 3.5i$, you would code the following:

VALUE COMPLEX <1.2, 3.5>

To perform any calculations based on this value, you would refer to the fields of the structure as

VALUE.REALPART

and

VALUE.COMPLEXPART

in the instruction (see Chapter 4).

The STRUC Directive

Structure Template Definition

Syntax:

name STRUC [fieldname] data-init

name ENDS

Description:

A structure is a "structured" data type. This is similar to a "record" data type in Pascal, except that the type of elements you may define for a structure are restricted to the data types allowed in ASM86, (i.e., byte, word, dword, qword, and tbyte). A STRUC/ENDS pair defines a storage template with various subfields of possibly different types. This template can then be used to allocate data based on the "structure" of the template. You may define values for the fields that can then be overriden (with some exceptions) when the structure is used to initialize storage. An example of a structure is shown below.

EMPLOYEE STRUC

EMPNAME Hourrate Numbhours		';20 chars allowed ;dollars per hour ;hours per week to be used
EMPLOYEE	ENDS	

This structure template could then be used to create data structures for different employees. You can override the initial values when the data is allocated and you may programmatically change the values in allocated structures (see Chapter 4).

Field Values:

вате

A unique ASM86 identifier that is the name for the structure template defined.

fieldname

A unique ASM86 identifier. This name will be used to access the fields within an allocated structure. It represents an offset from the base of the allocated structure. In the example above, the field HOURRATE would have an offset of 20 from the beginning of the structure. This value (expressed by the fieldname) is used in instructions to access the field. (See Chapter 4.) A fieldname has the following attributes:

```
segment—none
offset—number of bytes from start of structure
type—type of init
```

data-init

This may be any allowed data initialization statement (DB, DW, DD, DQ, or DT). Refer to the section "Defining Variables" for the details on all the allowed forms.

Structure Allocation and Initialization

Syntax:

```
[name] structure-name < {exp} [, ...]>
or
[name] structure-name repeatval DUP (< [exp} [, ...]>)
```

Description:

Use of this statement will allocate storage based on the structure template used. The amount of storage allocated will be a function of the number of bytes defined in the template. Initial values in the fields may be overriden with certain restrictions (see below). An array of structures can be allocated by using the form with a "DUP". For example,

ACOMPLEXNUMB COMPLEX <1.6, 7.8>

JONES EMPLOYEE <'JONES, SAM', 2.00, 60>

PEOPLE EMPLOYEE 20 DUP (<>)

Field Values:

[name]

A unique ASM86 identifier. This name will define a variable whose segment part will be the current segment and whose offset will be the current location counter. Its type will be an integer equal to the number of bytes allocated by the template. structure-name

A name of a previously defined structure template.

repeatval

A positive integer that indicates the number of structures to be allocated.

exp

This field is a value that will override the default value given in the template definition. Its type must match the type of the field. It may be either a constant, an expression, a string, or the indeterminate initialization character, "?". The value can only be used to override fields that meet the following restrictions:

- 1. The field specified in the structure template definition cannot be a list of values or a DUP clause.
- 2. A DB that is initialized with a single string of two or more characters can be overriden only with another string. If the overriding string is shorter than the original string, the remaining characters of the default string are used. If the overriding string is longer, it is truncated.
- 3. The value must fit within the field you wish to override.

Example of overridable fields-

```
OVERRIDABLE
              STRUC
                   'ABCDEFG'
               DB
ASTRING
DONTCARE
               D₩
                    3.14159
AREAL
               DÐ
OVERRIDABLE
              ENDS
Example of non-overridable fields ...
NDNOVERRIDE
              STRUC
ALIST
               DB
                   1, 2, 3
                  10 DUP (?)
ADUP
               DN
```

NDNOVERRIDE	ENDS	

For a structure with N fields, each field is represented in the allocation statement as shown below—

<f1,f2,f3,...,fn>


To override a particular field, place the value in the position of that field in the allocation statement. To override "f3" you would code

<,.2>

To override "fn" you would code

<,,,,...,2>

Each "empty" override (",") specifies one field. You can skip fields up to the field you wish to override just by typing a "," for that field. You do not need to type anything for any fields after the one you wish to override if you are not specifying any values for them. To allocate a structure with no overrides you simply code:



Defining Labels

A label, a symbolic name for a particular location in an instruction sequence, may be defined in one of three ways. The first way is the most common. The format is shown below:

label: [instruction]

where "label" is a unique ASM86 identifier and "instruction" is an 8086/8087/8088 instruction. This label will have the following attributes:

- E. Segment-the current segment being assembled.
- Offset—the current value of the location counter.
- 3. Type-will be NEAR.

An example of this form of label definition is:

ALAB: MOV AX, COUNT

The second means of defining a label is the PROC directive. This can be used to define either a near or far label. The third means is the LABEL directive. (Do not confuse the use of the term "label" with the name of this directive.) Either a near or far label can be defined. See below for a discussion of the PROC and LABEL directives.

The PROC Directive

Syntax:

name PROC [type]

name ENDP

Description:

A PROC directive is used to define a label and to delineate a sequence of instructions that are usually interpreted to be a subroutine, that is, CALLed either from within the same physical segment (near) or from another physical segment (far). The primary use of the PROC directive is to give a type to the RET instruction enclosed by the PROC/ENDP pair. A PROC is different from a high-level language subroutine or procedure. There is no scoping of names in a PROC. All user defined variables and labels in a program must be unique. Also, there is no "block structuring" of PROC's. If a PROC is defined within a PROC, execution can "fall into" the PROC, For example

P1 PROC NEAR

		AX, 15 DX, AX	;execution begun here will ;continue through to the MOV AX, O
P2	PROC	NEAR	
		AX, O AX, COUNT LAB	

```
SUB
          COUNT, 1
LAB:
      MOV
          AX, O
                         ;exit P1 and P2 here!
      RET
P2
      ENDP
      CMP
           DX, 10
                         ;never will be executed!!!
      JE
           LAB
      RET
P1
      ENDP
```

The 8086/8088 has two types of RET instructions, either near or far, that must correspond to the type of CALL made. Given below is an example of both a near and a far PROC, each with their appropriate CALL.

```
Example 1—A NEAR PROC.
LOCALCODE SEGMENT PUBLIC
ANEARPROC PROC NEAR
                  ;some code
            .
                  ;will be near RET
           RET
ANEARPROC ENDP
            .
           CALL ANEARPROC
                             ;a near CALL
LOCALCODE ENDS
Example 2-A FAR PROC.
GLOBALCODE SEGMENT WORD
            .
            .
AFARPROC
           PROC FAR
            -
                  ;some code
            .
           RET
                  ;will be a far RET
AFARPROC
           ENDP
GLOBALCODE ENDS
SPECSEG
           SEGMENT BYTE
            -
           CALL AFARPROC
                              ;will be a far call
                              ;intersegment
            .
SPECSEG
           ENDS
```

Field Values:

name

This is a unique ASM86 identifier that defines a label whose segment attribute is the current segment, and whose offset is the current location counter. Its type is defined in the PROC directive.

type

This field specifies the type for the label defined. The possible values are:

- 1. None specified-defaults to NEAR.
- 2. NEAR-to define a near label.
- 3. FAR-to define a far label.

This field will specify to the assembler what type of CALL instruction to generate for the procedure and what type of RET instruction to code for any RET instruction found between the PROC/ENDP pair.

The LABEL Directive

Syntax:

name LABEL type

Description:

The LABEL directive creates a name for the current location of assembly, whether data or code. You use the LABEL directive to define a variable or a label that will have the following attributes:

- 1. Segment-the current segment being assembled.
- 2. Offset-the current offset within that segment.
- 3. Type-the operand to the LABEL directive.

The LABEL directive is useful for defining a different name with possibly a different type for a location that is named through the usual means. For example, if you desire to access two consecutive bytes as both a word and as two different bytes, the following usage of the LABEL directive will allow both forms of access.

AWORD LABEL WORD LOWBYTE DB O HIGHBYTE DB O

It can also be used to define two labels of different types for the same location of code. This is useful if a section of code is to be called both near and far. (The programmer must be careful in this case to insure that the right RET is executed for the type of CALL made.) The following (potentially deadly) example illustrates this use.

AFARLABEL LABEL FAR NEARLAB: MOV AX, BX

Field Values:

name

A unique ASM86 identifier.

type

This field identifies the type that is to be assigned to this name and location. It can specify a variable or a label depending on the type. This field can have the following values:

- 1. BYTE-defines a variable of type byte.
- 2. WORD-defines a variable of type word.
- 3. DWORD-defines a variable of type dword.
- 4. QWORD-defines a variable of type qword.
- 5. TRYTE-defines a variable of type (byte.
- 6. A structure name—the type will be equal to the number of bytes allocated by the structure.
- 7. A record name--the type will either be a byte or word depending on the size of the record.
- 8. NEAR-defines a label of type near.
- 9. FAR-defines a label of type far.

The Location Counter (\$)

The location counter keeps track of the current offset within the current segment that is being assembled. This value is symbolized by the character "5", which may be used in certain contexts, (i.e., expressions or instructions) (see Chapter 4). This symbol represents a near label, whose attributes are:

```
segment-current segment
offset -current offset
type-near
```

The assembler will maintain the correct offset within a segment even if the segment is repeatedly "opened" and "closed" in the module with the appropriate SEGMENT/ENDS pairs.

The ORG Directive

Syntax:

ORG exp

Description:

The ORG directive allows you to control the location counter within the current segment. You use the ORG directive to set the location counter to the desired value. Be careful in the use of this directive not to overwrite any previously allocated data or code by ORGing to a location previously allocated. The ORG directive is used to locate code or data at a particular location (offset) within a segment. Used with an absolute segment, you can specify the actual location in memory in which the code or data will be located.

Field Values:

exp

This is an expression that is evaluated modulo 65536. The expression must not include any forward references. You may use the value of the current location counter, "\$" in an expression, such as:

```
ORG OFFSET ($+1000)
```

Avoid expressions of the form

ORG OFFSET (\$-1000)

since this will overwrite your last 1000 bytes of assembly (or will re-ORG high in the current segment if the expression evaluates to a negative number).

The EVEN Directive

Syntax:

EVEN

Description:

The EVEN directive ensures that the code or data following the use of the directive will be aligned on a word boundary. For 8086 data, this may result in a faster fetch-time. The assembler will insert a NOP (90H) in front of the code or data, if it is necessary, to force the word alignment. The EVEN directive cannot be used in a byte aligned segment—an error message will be issued.

The PURGE Directive

Syntax:

PURGE name [, ...]

Description:

The PURGE directive deletes the definition of a specified symbol, allowing the symbol to be redefined. All occurrances of the symbol following the PURGE directive and the redefinition of the symbol will use the new definition. It will remain undefined after it is purged unless it is redefined. A reference to a symbol after a purge, but before a redefinition is a forward reference to the redefinition. If no redefinition occurs, the reference will cause an error. The following types of symbols cannot be purged—

- 1. Register names
- 2. The symbol ??SEG.
- 3. Hands-off keywords (see list in Appendix C).
- 4. A symbol that appears in a PUBLIC statement.

Using the PURGE Directive to Control Debug Information

The PURGE directive can be used to control the symbol information placed in the object module by the assembler when the DEBUG control is specified. (See the ASM86 macro assembler manual for a description of the DEBUG control. If you do not wish to have information placed in the object module for certain symbols, you can purge those symbols at the end of the program just before the END statement.

 \sim

8086/8087/8088 Instruction Statements

Syntax:

[label:] [prefix] mnemonic [operand [, operand]]

Description:

The instruction statements form the core of an assembly language program. These statements define the actual program that the CPU (and NDP) will execute. This chapter describes the operands used in the assembly language. The 8086/8087/8088 instruction set is defined and discussed in Chapter 6. The operand field specifies the object of the machine operation. For a two operand instruction, one of the operands is considered a destination operand and the other is the source operand. This form is given below.

INSTRUCTION DESTINATION, SOURCE

Some examples, shown below, illustrate some instruction statements:

	MOV	AX, 0	;place 0 into AX
	A D D	CL, DL	;CL = CL + DL
ALAB:	REP	MOVSB	;with prefix instruction and label

Refer to Chapter 6 for the use of the Prefix instructions.

Field Values:

label:

A unique ASM86 identifier, followed by a colon, that is used to define a label. (See Chapter 3.)

[prefix]

An 8086/8088 Prefix instruction, i.e., LOCK and REP instructions. (See Chapter 6.)

mnemonic

An 8086/8088 or 8087 instruction. These are fully described in Chapter 6.

operand

There are many possible types of operands, including registers, constant values, variables, and labels. The operand you specify will depend on the instruction coded. All of the various operand types are discussed below.

Operand Types

Registers

The 8086/8088 registers can be used as explicit operands to many instructions. In two-operand instructions they may be used for both source and destination. The register set is shown below.

Segment Registers:

CS, DS, SS, ES

General Registers (16 Bits):

AX, BX, CX, DX, SP, BP, SI, DI

General Registers (8 Bit):

AL, AH, BL, BH, CL, CH, DL, DH

Pointer and Index Registers:

BX, BP, SI, DI

The different sets overlap. Each of the general registers (8 and 16 bit) can participate in arithmetic and logical operations. The Pointer and Index registers are also used in certain address modes (see Register Expression section below). The segment registers can be used in MOV's, PUSH's, and POP's.

Floating Point Stack

The 8087 has it's own set of 'registers' called the floating-point stack. There are eight stack elements that can be referenced. The form is ST(i), where 'i' refers to the element 0 through 7. The top-of-stack is always ST(0), which may be abbreviated as ST.

Immediate Operands

An immediate operand is a constant value (number). This is a "17 bit" number (see Chapter 3). Immediate operands are used as source operands in an 8086/8088 instruction statement. For example,

MOV AL, 5 ;AL = 5

CMP AX, OFFEFH ; compare AX to OFFEFH

An immediate operand can also be an expression that evaluates to a number. This chapter discusses all the types of expressions.

Examples of expressions as immediate operands:

CMP	AL, 15 OR 5	;an expression examplecompare ;AL with 15
ADD	DX, (23 * 2) / 10	;add 4 to DX

Memory Operands

A memory operand refers to a particular location in memory. The general term for a memory operand is an "address expression." An address expression may be a simple variable or label name, or it may involve registers, structure fields, and/or constants. Each address expression will reflect a particular addressing mode. The 8086/8088 has many different types of addressing modes. They are:

Direct Address

The operand is a simple variable or label name. The name expresses the offset of the operand that is used to calculate the address.

MOV	AX, COUNT	;move the word value at memory location ;COUNT into AX
JMP	ALAB	;jump to memory location ALAB

Register Indirect Address

In this case the offset of the memory location is contained in one of the pointer or index registers (BX, BP or SI, DI). To address the location you must first load the offset into the register and then use the register name in brackets as the operand. For example, to indirectly address a variable you would code the following:

MOV BX, OFFSET AVAR

MOV AX, [BX] ;AX = contents of AVAR

A JMP or CALL instruction can use any 16-bit general register for indirect addressing.

```
MOV AX, OFFSET ALAB

JMP AX

;no [] are needed here!--simple
;indirect jump to ALAB


MOV TARG, OFFSET ALAB

MOV BX, OFFSET TARG

CALL [BX]

;] used here (a register
;expression)!--two level indirect
;jump to ALAB
```

The two levels of indirection in JMP/CALI, [BX] are schematically depicted as follows:



Based Address

The base address mode is similar to register indirect mode except that, in this case, a displacement is added to the contents of the register. With this mode the register can point to the base of a data structure in memory and the displacement can then be used to access a field within the data structure.

```
MOV BX, OFFSET DATASTRUC ;BX = base of DATASTRUC
MOV AX, [BX + 5] ;AX = word located at the
;fifth byte of DATASTRUC
```

Based addressing is typically used with either BX or BP as the base register though SI and DI may also be used. The displacement may be either 8 or 16 bits.

Indexed Address

Indexed addressing is similar to based addressing except that the registers SI or DI are used along with a variable name. These registers are used as an index from the offset represented by the variable name. The contents of the register used as an index specifies a byte displacement from the offset of the variable. You may also use a displacement value in the operand.

	MOV	SI, Q	;set indices to O
	MOV	DI, O	
	MOV	CX, LENGTH SOURCE	
ALAB:	MOV	AX, SOURCE[SI]	;indexed address
	MOV	DEST[DI], AX	
	INC	SI	
	INC	SI	; index next word in SOURCE
	INC	0 I	
	1 N C	DI	;index next word in DEST
	LOOP	ALAB	

Based Indexed Address

This mode uses the contents of a base register (BX, BP), the contents of an index register (SI, DI), and an optional displacement. With this mode you may point the base register at the base of a data structure and then use the index register as an index into that structure.

	MOV	BX, OFFSET ARRAYSTRUC	;load base address
	MOV	SI, O	;index value
ALAB:	MOV	AX, [BX + SI]	;get element
	•		
		SI, 2 Alab	;increment index

Segment Register Defaults

Variable references such as:

[8X] [8P] WORD PTR [DI] [8X].FIELDNAME BYTE PTR [8P] are termed "anonymous references" because no variable name is given from which a segment can be determined. (The structure field in the fourth example has a type and offset, but no segment associated with it.)

Segment registers for anonymous references are determined by hardware defaults, unless you explicitly code a segment prefix operator. The hardware defaults are:

- [BX] normally defaults to segment register DS
- [BP] normally defaults to segment register SS
- When an index register is used without a base register (as in WORD PTR [D1] or [S1+5]), the default segment register is DS
- When an index register is used with a base register (as in [BP][SI] or BYTE PTR [BX][DI]), the default segment register is that of the base register (SS or DS, in these cases).

There are two variable-referencing exceptions for defaults:

- 1. Operations which implicitly reference the stack (PUSH, POP, CALL, RET, INT, and IRET) always use SS, and cannot be overridden. (The construct [SP] is not an addressing mode, and thus you cannot assemble e.g. MOV [SP], BX, much less override it.)
- 2. String instructions always use ES as a segment register for operands pointed to by DI.

Special care must be taken to ensure that the correct segment is addressed when an anonymous offset is specified. Unless you code a segment prefix override, the hardware default segment will be addressed, and the anonymous offset applied to it.

Thus, if a programmer's declared variables all reside in segment SEG1:

SEG1 SEGMENT . FOO DW 500 DUP (0) ; 500 words of 0's . .

SEG1 ENDS

and if his ASSUME directive in segment CODE1 is as follows:

ASSUME CS:CODE1, DS:SEG1

then all references to named variables in segment SEG1 will assemble correctly. But suppose our programmer elects to use BP as an index register to access elements of FOO in SEG1, as follows:

MOV BP, OFFSET	F00 ;	Load BP with offset of FOO in
	f	SEG1.
MOV AX, [BP]	;	Put first word of FOO into AX,
	1	No assembly-time error, but wrong
	;	seg-reg (SS instead of DS) at
	1	run-time.

Because no variable name is present (for ASSUME to check), and because no segment override prefix is specified, the [BP] reference, by default, specifies an offset address that will be combined with the SS segment register, and not the DS, as intended. The code should read:

```
MOV BP, OFFSET FOO ;Load BP with offset of FOD in ;SEG1.
MOV AX, DS:[BP] ;Use DS seg-reg for DATA1, put ;first word of FOO into AX.
```

Overview of Expressions

An expression can define a value that initializes data or is used as an operand to an instruction. An expression can specify a numeric value or define an address in memory that will then serve as an instruction operand. There are many different kinds of operators that you may use to create expressions:

Arithmetic Operators

high and low (HIGH, LOW) addition and subtraction (+, -) multiplication and division (*, /, MOD) shifting operators (SHR, SHL)

- Logical Operators (AND, OR, XOR, NOT)
- Relational Operators (EQ, LE, LT, GE, GT, NE)
- Attribute operators

attribute overriding operators (segment override, PTR, SHORT, THIS) attribute value operators (SEG, OFFSET, TYPE, LENGTH, SIZE)

Record-Specific Operators (shift count, MASK, WIDTH)

These operators can be used to define numbers or with the attribute operators you may define variables or labels. Each type of operator is discussed below.

Types of Expression Operands

Numbers

A number or constant (17-bit number) can be used in most expressions. There are some limitations in the use of relocatable numbers (these are numbers whose values are unknown during assembly). These limitations and the definition for relocatable numbers are discussed below. The attribute value operators (e.g., OFFSET) return numbers that can be relocatable. Simple numbers or constants (such as "2") can be used without any limitations for most operators and expression types. An absolute number is a value known at assembly time.

Address Expressions

An address expression defines a location in memory. This location can be viewed as either a variable or label, depending on the type of expression used. The simplest address expression is the name of a variable or label. In this case, the name implies addressing using the offset of the variable or label.

ADDDX, COUNT; COUNT is simple address expressionADDDX, COUNT + 2; In this case, the address
; expression has the same segment
; and type as COUNT but has an
; offset that is two greaterADDDX, COUNT[2]; is equivalent to COUNT + 2

A register expression is an address expression that uses a pointer and/or index register. This form was shown above under the discussion of addressing modes. The different types of register expressions are shown below:

I. [pointerreg] or [indexreg]

[BX]	[\$1]
[BP]	[DI]

2. [pointerreg + indexreg]

[BX + SI] [8X + DI] [8P + SI] [8P + DI]

3. [pointerreg + disp] or [indexreg + disp]

(B X	÷	displ	[\$]	+	displ
ίBΡ	+	disp]	[D I	+	disp]

```
[pointerreg + indexreg + disp]
```

[BX + S1 + disp] [BX + DI + disp] [BP + SI + disp] [BP + DI + disp]

NOTE

Disp can be either an 8 or 16 bit displacement.

NOTE

You may also substitute a set of "[]" for the "+" in these types of expressions. For example, the following are equivalent forms:

[BX + SI] is the same as [BX][SI] [BP + DI + 2] is the same as [BX][DI][2]

A register expression can be combined with a simple address expression to form a more complex address. This allows for indexed variables or doubly-indexed variables. The form is:

name [reg exp]

Examples:

COUNT[BX]	;simple index
COUNTEBX + 2]	;index plus displacement
COUNT[BX + SI]	;double index

A register expression implies that the address of the operand will be computed using the run-time contents of the registers used. For the examples above, the offset of the variable COUNT will be added to the contents of the register(s) in the register expression.

You may use a register expression by itself as an operand. This case is called an anonymous reference because the reference has no explicit type (either byte, word, etc.). When using this form you must insure that a type is specified. For a two operand instruction where one of the operands is a register, the assembler will determine the type from the type of the register. For example:

MOV CX, [BX] ;move word pointed to by BX

In all other cases using an anonymous reference, you must specify the type using the PTR operator (discussed below). For example:

MOV WORD PTR [DI], 5 ;assign two bytes INC BYTE PTR [BX + 2] ;increment a byte

Accessing Structure Fields

Another form of address expression uses a structure field name as a displacement that is added to an offset. A field name represents an offset within the structure (see Chapter 3). For example,

ASTRUC	STRUCTURE	
ABYTE Aword Byte2	DB O DW O DB O	;offset = 0 ;offset = 1 ;offset = 3
ASTRUC	ENDS	

The field names can then be combined with a variable name or register expression to form an address expression. This address expression has the following attributes:

segment-same as variable or machine default for register expression

offset —offset of variable or register expression plus the offset of the field within the structure.

type —type of structure field.

```
For example,
ANARRAY DB 1,2,3,4,
MOV AL, ANARRAY.BYTE2 ;AL will equal 4
MOV CX, ANARRAY.AWORD ;CX will equal 0302H
MOV BX, OFFSET ANARRAY ;BX holds offset
MOV AL, [BX].ABYTE ;AL will equal 1
```

Relocatable Expressions

Address expressions (those involving variables and labels) and numeric expressions may have results which cannot be known until logical segments have been combined and located. These expressions are termed "relocatable." The following rules define when an expression is relocatable. There are some restrictions on the use of relocatable expressions with some of the operators. These restrictions are noted below for each operator.

 Segments and Groups—the name of a segment or group can be used to represent its paragraph number in an expression. This value is relocatable for all segments and groups except for a segment defined with the "AT exp" form of the SEG-MENT directive. These values are assigned by the locator or loader. This type of relocatability is called "Base relocatability."

2. Variables and Labels—a variable or label is not considered to be relocatable if it is defined in a "non-relocatable segment." This is a segment that has either a PARA or PAGE alignment type and is not a PUBLIC or STACK segment, or it was defined with the "AT exp" combine-type. Use of a variable name in an expression implies the value of its offset within its segment. This value will be relocatable for any variable or label that is defined in a "relocatable" segment or in an EXTRN directive. A relocatable variable or label is "offset relocatable." These values are assigned by the linker.

Example:

DATA SEGMENT PUBLIC

ABYTE DB O

AWORD DW ABYTE ;ABYTE is offset relocatable

DATA ENDS

3. Numbers—a constant is relocatable if it is defined in an EXTRN directive with type ABS. In this case the term "relocatable" indicates that the value of the number, defined in another module, is unknown at assembly time. Example:

EXTRN ANUMBER:ABS DATA SEGMENT AWORD DW ANUMBER ;ANUMBER is relocatable DATA ENDS

Arithmetic Operators

HIGH/LOW

Syntax:

HIGH operand LOW operand

Description:

These operators are called the "byte isolation" operators. HIGH and LOW accept either a numeric expression or a variable or label as an operand. HIGH returns the high-order byte; LOW the low-order byte. If the operand is an absolute number then the result will be absolute. In all other cases, the result will be relocatable. An error will result if these operators are used with an operand or expression involving a segment or group name. For example,

MQV	AH,	HIGH	(1234H)	;AH = 12H
TENHEX	EQU	LOW	(OFF10H)	;TENHEX = 10H

These operators can be applied to each other; if Q is a relocatable value, the following identities apply:

LOW LOW $Q \neq LOW Q$ LOW HIGH Q = HIGH QHIGH LOW Q = 0HIGH HIGH Q = 0

Field Values:

operand

A numeric expression or a variable or label name.

Multiplication and Division

Syntax:

Multiplication:	operand	 operand
Division:	operand	/ operand
Modulo:	operand	MOD operand

Description:

You may only use these operators with absolute numbers, and the result is always an absolute number. Either operand may be a numeric expression, as long as the expression evaluates to an absolute number. Some examples,

CMP	AL, 2*4	;compare AL to 8
MOV	CX, 123H/16	;CX = 12H

Field Values:

operand

An absolute number.

Shift Operators

Syntax:

Shift right:	operand	SHR	count
Shift left:	operand	SHL.	count

Description:

The shift operators will perform a "bit-wise" shift of the operand. The operand will be shifted "count" bits either to the right or the left. Bits shifted into the operand will be set to 0. The operands must be numeric expressions that evaluate to absolute numbers. For example,

MDD BX, OFACBH SHR 4 ; BX = BX + OFACH

Field Values:

operand

A numeric expression that evaluates to an absolute number.

count

An absolute number that represents the number of bits the operand is to be shifted, either right or left.

Addition and Subtraction

Syntax:

Addition:	operand	+	operand
Subtraction:	operand	_	operand

Description:

These operators can be used with either absolute or relocatable operands, but there are certain restrictions in the use of relocatable operands. The following shows all the allowed uses of absolute and relocatable operands.

ABS = an absolute operand

RELOC = a relocatable operand

ABS + ABS ABS - ABS ABS + RELOC RELOC - ABS RELOC + ABS RELOC - RELOC

NOTE

"reloc—reloc" is only allowed for operands with the same type of relocatability and the quantities are defined in the same segment (both are either base or offset relocatable). The result of "reloc-reloc" is an absolute number.

Field Values:

operand

An expression evaluating to an absolute number or a variable or label name.

Relational Operators

Syntax:

equal:	operand	EQ	operand
not equal:	operand	NÉ	operand
less than:	operand	LT	operand
less than or equal:	operand	LE	operand
greater than:	operand	GТ	operand
greater than or equal:	operand	GE	operand

Description:

The relational operators may have operands that are:

- a. both absolute numbers
- b. variable or label names (defined in the current module), that have the same type of relocatability.

The result of a relational operation is always an absolute number. They return an 8-or 16-bit result of all 1's for TRUE and all 0's for FALSE. Some examples,

MDV	AL,	3	ΕQ	٥	1	ΑL	۲	0 (false)
MOV	BX,	2	LΕ	15	i	ВΧ		OFFFFH (true)

Field Values:

operand

An absolute number or a variable or label name.

Logical Operators

Syntax:

operand OR operand operand XOR operand operand AND operand NOT operand

Description:

The logical operators may only be used with absolute numbers. They always return an absolute number.

A logical operator can be either:

1. OR—logical "or", maps 0's in corresponding positions into 0 and 1's elsewhere in the result, for example,

11011001B OR 10011011B = 11011011B

- 2. XOR-exclusive "or", maps corresponding bits equal in value into 0, and corresponding bits unequal in value into 1, for example, 10111011B XOR 11011101B = 01100110B
- 3. AND-logical "and", maps 1's in corresponding positions into 1 and 0's elsewhere in the result, for example, 10110011B AND 1101101B = 10000001B
- 4. NOT logical negation, forms the I's complement by mapping I's to 0's and 0's to 1's, for example,

NOT(10101111B) = 01010000B

Field Values:

operand

An absolute number.

Attribute Overriding Operators

Segment Override

Syntax:

CS:varlab DS:varlab SS:varlab ES:varlab segname:varlab groupname:varlab

Description:

The segment override is used to override the segment attribute of a variable or label. There are two uses for this override, the first is similar to an ASSUME, and the second is used in order to store the correct offset of a variable or label.

The first form uses a segment register as the "segpart" of a memory address. In this case you are specifying from which segment register the variable or label is addressable. This form is similar to an ASSUME, except that it is restricted to a single statement. It is also more error prone than the use of an ASSUME because you must explicitly code the override for each reference to a variable or label. The explicit use of a segment override takes precedence over any ASSUME directive. The following example illustrates the use.

ASSUME DS:DATA, CS:CODE DATA SEGMENT ABYTE DB D DATA ENDS CODE SEGMENT MOV BL, ABYTE ;reference is covered by the ;ASSUME MOV BL, ES:ABYTE ;no ASSUME is required here for ;this reference

CODE ENDS

Another use of this form is to override the implicit use of a segment register in accessing data. The 8086/8088 will use the DS register in order to access data. When the following line of code is executed, the DS register is used.

MOV BL, (BX)

You may use the segment override to change this implicit use. If, for example, your data is addressable through the ES register and you do not have an ASSUME, you can code the following form:

MOV BL, ES:[BX]

The instruction that is assembled will be preceded by a "segment override prefix" byte that forces the 8086/8088 to use the ES register in order to calculate the physical address of the variable. The same effect will occur if you ASSUME your data into ES.

The second use of the segment override is to insure that your use of the OFFSET operator (see below) will return the correct offset of your variable or label. When a variable or label is defined in a segment that is part of a group, then you must use the segment override with the group name when you use the OFFSET operator (see the discussion of the OFFSET operator given below). This is to ensure that the offset from the group base, rather than the segment base, is returned.

Field Values:

variab

A variable name, label name, or address-expression.

segname

A segment name.

groupname

A group name.

PTR Operator

Syntax:

type PTR name

Description:

The PTR operator is used to define a memory reference with a certain type. The assembler determines the correct instruction to assemble based on the type of the operands to the instruction. There are certain instances where you may specify an operand that has no type. These cases involve the use of numeric or register expressions. Here the PTR operator is used to specify the type of the operand. The following examples illustrate this use:

MOV	WORD	PTR	[BX],	5	; set	word	pointe	e d	to	bу	ВX	=	5
INC	DS:BY	TE P1	rr 10		;incr ;fron		byte	at	o f	fse	t '	10	

This form can also be used to override the type attribute of a variable or label. If, for example, you wished to access an already defined word variable as two bytes, you could code the following:

MOV CL, BYTE PTR AWORD ;get first byte MOV DL. BYTE PTR AWORD + 1 ;get second byte

Field Values:

type

This field can have one of the following values:

- 1. BYTE
- 2. WORD
- 3. DWORD
- 4. QWORD
- 5. TBYTE
- 6. NEAR
- 7. FAR

name

This field can be:

- 1. A variable name.
- 2. A label name.
- 3. An address or register expression.
- 4. An integer that represents an offset.

SHORT Operator

Syntax:

SHORT label

Description:

The SHORT operator is used to specify that the label referenced by a JMP instruction is within ± 127 bytes at the instruction. This operator is only used when the label is forward referenced in the instruction. When the assembler encounters a forward reference, it must make certain assumptions. When a label is forward referenced, the assembler assumes that it will require two bytes to represent the relative offset of the label. By correctly using the SHORT operator, you can save a byte of code when you use a forward reference. If the label is not within the specified range, an error will occur. The following example illustrates the use of the SHORT operator.

JMP FWDLAB ;three byte instruction

JMP SHORT FWDLAB ;two byte instruction

Field Values:

label

A label addressable through CS.

Attribute Value Operators

The operators discussed below return the numerical values of the attributes of a variable or label. These operators do not change the attribute of the variable or label used.

THIS Operator

Syntax:

THIS type

Description:

The THIS operator defines a memory location at the current location of assembly. This location can be either a variable or a label. Its segment attribute will be the current segment being assembled and its offset will be the value of the current location counter. Its type will be specified by the operand to this operator. Use of this operator is similar to the use of the LABEL directive. This operator is used either in conjunction with the EQU directive (see below) or as part of an operand to an instruction. (The latter form will be rarely used.) It can be used to define another name with an alternate type for a data item; for example

AWORD	EQU	THIS	WORD
BYTE1	DВ	0	
BYTE2	DB	0	

is equivalent to:

AWORD	LABEL	WORD
BYTE1	0 B	0
BYTE2	DB	0

Use of the symbol "\$" (the location counter symbol) is equivalent to THIS NEAR.

Field Values:

type

This field can have the following values:

- I. BYTE
- 2. WORD
- 3. DWORD
- 4. QWORD
- 5. TBYTE
- 6. NEAR
- 7. FAR

SEG Operator

Syntax:

SEG varlab

Description:

This operator returns the segment value of the variable or label, a base relocatable quantity. Use of this operator can have two interpretations, depending on the context used. In an ASSUME directive, you may use this operator to specify the segment in which an object is defined. For example,

ASSUME CS:SEG START, DS:SEG COUNT

specifies that CS will hold the paragraph number of the segment containing "start" and that DS will hold the paragraph number of the segment in which "count" was defined. This construct is useful with objects for which you do not know the segment in which they are defined (most likely defined in another module). In this case the expression is a symbolic representation of the segment's name.

The other type of interpretation is that of a paragraph number. Here it is used either to store the paragraph number in a variable or to initialize a segment register.

SETSTART	DW SEG COUNT	;store the paragraph number ;for the segment
INIT:	MDV AX, SEG COUNT MDV DS, AX	;init DS with count's ;segment

The SEG operator should be avoided when groups are used. Variables and labels are relative to the base of the group and not to the segment in which they are defined. The value returned by the SEG operator for an element that is contained within a group will not reflect the group base.

Field Values:

varlab

The name of a variable or label.

OFFSET Operator

Syntax:

OFFSET variab

Description:

This operator returns the offset of the variable or label from the base of the segment in which it is defined. In most cases, the value returned is not set until link time, i.e., it is a relocatable number. The OFFSET operator is used primarily to initialize variables or registers to be used for indirect addressing. Some instructions explicitly use indirect addressing when accessing data. When coding these instructions, you are required to initialize a register to the offset value of the data you wish to access. The following example demonstrates this use –

TRANSLATE: MOV BX, OFFSET ASCIITABLE MOV AL, VALUE XLAT ;BX points to translation ;table

If a variable or label is contained in a group (its segment is defined to be in a group), then you must use a group override with the OFFSET operator. This ensures that the offset used is from the group base and not from the individual segment base. For example,

DGROUP DATA1, DATA2 SEGMENT PUBLIC DATA1 DATA1 ENDS DATA2 SEGMENT PUBLIC ASCIITABLE DB 0 DB 1 . DB 128 DATA? ENDS CODE SEGMENT PUBLIC TRANSLATE: MOV BX, OFFSET DGROUP:ASCIITABLE ;need group ;override ;here MOVE AL, VALUE XLAT ;BX points to translation table CODE ENDS

Field Values:

varlab

The name of a variable or label.

TYPE Operator

Syntax:

TYPE varlab

Description:

The TYPE operator returns a value that represents the type of the operand. This value can be useful in certain instruction sequences where the type of the operand is used to calculate a value used in incrementing a pointer. For example,

```
MOV BX, OFFSET ARRAY
MOV CX, LENGTH ARRAY
MOV SI, O
ALAB: ADD AX, [BX + SI]
ADD SI, TYPE ARRAY
LGOP ALAB
;element
;element
;element
;element
; LENGTH = # of elements
;used as index into array
;array element added to
;AX
;increment the pointer by
;element
```

TYPE returns the following values, depending on the type of the operand--

- 1. A byte-returns 1.
- 2. A word-returns 2.
- 3. A dword-returns 4.
- 4. A gword-- returns 8.
- 5. A tbyte-returns 10.
- 6. A structure name—returns a value equal to the number of bytes declared in the structure definition.
- 7. A near label-returns 255.
- 8. A far label returns 254.

Field Values:

varlab

The name of a variable, structure, or label.

LENGTH Operator

Syntax:

LENGTH variable

Description:

LENGTH returns the number of data units (bytes, words, or dwords) that have been allocated for a variable. The data unit is equal to the type of the variable. This operator is useful for setting a counter for a loop that accesses the elements of an array (see example above).

AWDRDARRAY	DW	150	DUP (0)	;LENGTH	Ξ	150
ABYTEARRAY	DB	1,2,3	,4,5,6,7	;LENGTH	=	7

Field Values:

variable

The name of a variable.

SIZE Operator

Syntax:

SIZE variable

Description:

The SIZE operator returns the number of bytes allocated for a variable. This value is related to the LENGTH and TYPE operators through the following identity:

SIZE = LENGTH * TYPE

Some examples,

AWORDARRAY	DW	150 DUP (0)	;SIZE = 300
ABYTEARRAY	DВ	1,2,3,4,5,6,7	;\$IZE = 7
	MOV	AX, SIZE AWORDARRAY	; AX = 300
ASIZE	DB	SIZE ABYTEARRAY	;ASIZE is initialized ;to 7

Field Values:

variable

The name of a variable.

Record Specific Operators

Use of records may involve three special operators. These operators allow you to isolate and access the fields defined within a record. Since the fields in a record are mapped into bits and not into byte-aligned structures, you may require that these fields be masked off (in order to isolate only specific bits) and then shifted into the lower order bits of a byte. (The record-specific operators are described individually below.)

A record name can also be used in an expression. In this case the record is used to specify a number based on the initialization used. For example, if you define the record

R RECORD F1:8, F2:8

you could use it to define a numeric expression that will evaluate to a constant number.

```
      MOV
      AX, R<0ABH, 'C'>
      ;AX = 0AB43H

      MOV
      BX, R<5,7> + R<3,4>
      ;BX = 080BH

      MOV
      CX, R<86H, 23H> XOR R<135, 35>
      ;CX = 100H
```

Shift Count

Syntax:

recfieldname

Description:

Use of the record field name specifies the number of bits the record must be shifted in order to move the field in it to the low order bits of a byte or word (depending on the size of the record). For example, if you had defined the following record:

PATTERN RECORD A:3, B:1, C:2, D:4, E:6

AREC PATTERN < >

you could use the following sequence of code to isolate and access the field \bar{C} in the record:

MOV	ĐX,	AREC	;move record into DX
AND	DX,	MASK C	;mask out fields A,B,C,D,E
			:000011000000000013 is the
			;value used
MOV	CL,	C	;field name as shift count10
			;is the value used
SHR	DX,	CL	;OX is now equal to value of
			;field C

Field Values:

recfieldname

The name of a field within a record.

MASK Operator

Syntax:

MASK record-field

Description:

Use of this operator defines a value that can be used to mask off fields in a record (i.e., a value with 1's in those bit positions specified by the record (ield, and 0's elsewhere), leaving only the record-field specified. This operator is used with an AND (or TEST) instruction with the operands being 1) the record stored either in a register or a memory location, and 2) an expression using the MASK operator. See the previous example for an illustration.

Field Values:

record-field

The name of a field within a record.

WIDTH Operator

Syntax:

WIDTH rec

Description:

The WIDTH returns a value equal to the number of bits in either a record or a record field. From the above example:

DB	WIDTH	AREC	;equals	16
DB	WIDTH	C	;equals	2

Field Values:

тес

Either a record name or record field name.

Operator Precedence

The following is a list, in decreasing order of precedence, of the elasses of operators. All expressions are evaluated from left to right following the precedence rules. You may override this order of evaluation and precedence through the use of parentheses.

Highest Precedence

- 1. Parenthesized expressions, angle-bracket (record) expressions, square-bracket expressions, the structure "dof" operator, and the operators LENGTH, SIZE, WIDTH, and MASK.
- 2. PTR, OFFSET, SEG, TYPE, THIS, and "name:" (segment override).
- 3. HIGH and LOW.
- 4. Multiplication and division: *, /, MOD, SHR, SHL.
- 5. Addition and subtraction: +, -.
 - a. unary
 - b. binary
- 6. Relational: EQ, NE, LT, LE, GT, GE.
- 7. Logical NOT.
- 8. Logical AND.
- 9. Logical OR and XOR.
- 10. The SHORT operator.

Lowest Precedence

The EQU Directive

Syntax:

equ-name EQU equ-value

Description:

The EQU directive is a very powerful means to define symbols for many of the ASM86 constructs. These symbols can form names that have more mnemonic value, or that form a "shorthand" notation for a complex construct. In the FIELD VALUE section below, many examples are given showing its use.

Field Values:

equ-name

A unique ASM86 identifier.

equ-value

This field can have the following values:

1. A variable or label name (may be forward referenced).

ALABEL	EQU	ALAB
ALAB:	MOV	AX, G

2. An 8086/8088 register name.

COUNT POINTER	EQU EQU	C X B X		
		COUNT, 10 POINTER, OFFSET ARR	AY ; B)	t = 10 t = offset array

ВX

3. 8086/8087/8088 instruction names.

DATAMOVE	EQU	MOV	
INCREMENT	EQU	INC	
		MOVE Ement	AX, AX

4. A numeric constant (integer or floating-point).

PI EQU 3.14159 TOTAL EQU 6 The precision of a floating-point number used in an EQUate is determined by the context in which it is used. For example,

- DD PI ;single precision DQ PI ;double precision
- 5. An assembly-time expression involving numeric values.
 - E1 EQU 2 + 3
 - E2 EQU E1 AND 4
 - E3 EQU (E1 E2) / 12
- 6. A register expression. These may be single register expressions or they may also include a segment override. This construct is useful in defining data items to be accessed on the stack.

STACKWORD EQU WORD PTR SS:[BP + 2] AVAR EQU [BX + 3] ANEXTRAVAR EQU ES:[BX]

Overview of Program Linkage

ASM86 supplies the necessary directives to support multi-modular programs. A program may be composed of many individual modules that are separately assembled or compiled. Each module may define variables or labels that other modules may use. The mechanisms in ASM86 for communicating symbol information from module to module are the PUBLIC/EXTRN directives. The PUBLIC directive defines those symbols that may be used by other modules. The EXTRN directive defines for a given module these symbols (defined elsewhere) that can be used. In order to uniquely name different object modules that are to be linked together, use the NAME directive. The END directive, which is required in all modules, can be used to specify a "main module," that is, a module which contains the code that will be initially executed upon loading the program. It supplies a means to specify the start address of the program that will be initialized by the loader. For assemblers running on 8086-based systems, initialization values for other segment registers may also be specified in the END directive.

The PUBLIC Directive

Syntax:

PUBLIC name [, ...]

Description:

The PUBLIC directive specifies which symbols in the module are available to other modules at link-time. These symbols may be variables, labels, or constants (17-bit numbers, defined using EQU). All other symbols will be flagged as an error.

Field Values:

name

Any user-defined variable, label, or constant (17-bit number).

The EXTRN Directive

Syntax:

```
EXTRN name:type [, ... ]
```

Description:

The EXTRN directive specifies those symbols, which may be referenced in the module, that have been declared "public" in another module. The EXTRN directive will specify the name of the symbol and its type.

Field Values:

name

The name of the symbol declared to be public in another module.

1ype

The type of the symbol declared public in another module. This type should agree with the type of the symbol declared public. This field can have the following values:

- 1. BYTE-a variable of type byte.
- 2. WORD-a variable of type word.
- 3. DWORD-a variable of type dword,
- 4. QWORD-a variable of type qword.
- 5. TBYTE -a variable of type (byte.
- 6. A structure name: indicates a variable whose type is equal to the number of bytes allocated in the structure definition.
- A record name: type will be either a byte or word depending on the size of the record.
- 8. NEAR- -a label of type near.
- 9. FAR- a label of type far.
- 10. ABS-a constant (17-bit number), always of type word.

The Placement of EXTRN's

You must be careful in placing the EXTRN directive because the location of the EXTRN directive in relation to the definition of program segments is very critical. The following rules apply:

 If you know the segment in which the external symbol is defined, then place the EXTRN directive between a SEGMENT/ENDS pair that is identical to the SEGMENT/ENDS pair in which the object was defined in the other module. The object can be used like any other variable or label. For example, if in the module SCAN.A86, you defined a variable such as the one below.

```
DATA SEGMENT WORD PUBLIC
```

COUNT DB 0

PUBLIC COUNT

DATA ENDS

you would place the EXTRN directive in the module, PARSE.A86, in the following way:

DATA SEGMENT WORD PUBLIC

EXTRN COUNT:BYTE

DATA ENDS

 If you do not know the segment in which the external symbol is defined, or if the segment in which it is defined is non-combinable, then place the EXTRN directive outside of all SEGMENT/ENDS pairs in your program. To address the external symbol you must load the segment part (paragraph number) of the symbol into a segment register using the SEG operator.

```
MDV AX, SEG CCUNT
MOV ES, AX
```

Then you must either use an ASSUME directive to verify addressability such as

The END Directive

Syntax:

END [regint [, ...]]

Description:

The END directive is required in all ASM86 module programs. It is, appropriately, the last statement in the module. Its occurrence terminates the assembly process; any text found beyond the END directive will be ignored (and an error will be issued). Another purpose of the END directive is to define the module as being a MAINMO-DULE. This implies that the code contained in the module will be the code that is initially executed when the program is loaded into memory. Execution will begin at the label in your code specified as the start address in the END directive.

The END directive can also be used to define the initial contents of DS and SS. It specifies values to be placed in the segment registers by the loader as it loads the program prior to execution. If this alternate means of initializing these registers is used, then the initial values for CS:IP are required. You could also choose to write some code to do the same initialization.

For example:

```
ASSUME CS:CODE, DS:DATA, SS:STACK
DATA SEGMENT
ABYTE DB D
DATA ENDS
STACK SEGMENT STACK
DW 10 DUP (?)
STACKTOP DW 0
```

```
STACK ENDS
CODE SEGMENT
START: MOV AL, ABYTE ; DS is already initialized
.
.
.
CODE ENDS
END START, DS:DATA, SS:STACK:STACKTOP ; CS:LP points to
; CODE:START
; DS points to
DATA
; SS:SP points to
; STACK:STACKTOP
```

Field Values:

[regint]

This field defines the contents for a segment register (and also the registers IP and SP). To initialize the segment registers, the following formats apply:

'Segname' is either a segment name or a group name. It identifies the paragraph number to be loaded into the segment register.

'Labelname' is the name of a label defined in the module. Its offset will be used to initialize IP.

'Varname' is the name of a variable defined in the module. Its offset will be used to initialize SP.

To initialize CS and IP:

labelname orCS:labelname or	(the segment part of the label is used for CS) (same as 'labelname'')
CS:segname:labelname	(the segment part or paragraph number that is to be loaded into CS is taken from segname)
To initialize SS and SP:	
SS:segname:varname or	(SP will be initialized to the offset of varname)
SS:segname	(SP will be initialized to be equal to the size of the segment)

To initialize DS:

DS:segname

The NAME Directive

Syntax:

NAME modname

Description:

Each object module that will be linked to others must have a unique name. The NAME directive is used to specify this name. If it is not used, an error will occur and the assembler will give the object module the default name ANONYMOUS. Using this default name can cause problems when linking together assembly language modules. LIB-86 will report an error if two modules have the same name.

Field Values:

modname

A user-defined identifier. Hands-off and dual-function keywords are invalid and will cause an error.

 $\overline{}$

The 8086/8088 Instruction Set

Instruction Statement Formats

The format for the instruction statement was introduced in Chapter 4. The format is shown below:

[label:] [prefix, innemonic]operand [, operand]]

This chapter describes the 8086/8087/8088 instruction set. The instruction set consists of a set of mnemonics that select different machine operations. The instruction set encyclopedia at the end of this chapter describes each of these mnemonics, their operations, and allowed operands.

Addressing Modes

The 8086 instruction set provides several different ways to address operands. Most two-operand instructions allow either memory or a register to serve as one operand, and either a register or a constant within the instruction to serve as the other operand. Memory to memory operations are excluded.

Operands in memory may be addressed *directly* with a 16-bit offset address, or *indirectly* with *base* (BX or BP) and/or *index* (SI or DI) registers added to an optional 8- or 16-bit displacement *constant*. This constant can be the name of a variable or a pure number. When a name is used, the displacement constant is the variable's offset (see Chapter 4).

The result of a two-operand operation may be directed to either memory or a register. Single-operand operations are applicable uniformly to any operand except immediate constants. Virtually all 8086 operations may specify either 8- or 16-bit operands.

Memory Operands

Operands residing in memory may be addressed in four ways:

- Direct 16-bit offset address
- Indirect through a base register, BX or BP, optionally with an 8- or 16-bit displacement
- Indirect through an index register, SI or DI, optionally with an 8- or 16-bit displacement
- Indirect through the sum of one base register and one index register, optionally with an 8- or 16-bit displacement.

The location of an operand in an 8086 register or in memory is specified by up to three fields in each instruction. These fields are the mode field (mod), the register field (reg), and the register/memory field (r/m). When used, they occupy the second byte of the instruction sequence. This byte is referred to as the Modrm byte of the instruction.

The mode field occupies the two most significant bits, 7 and 6, of the byte, and specifies how the r/m field (bits 2, 1, 0) is used in locating the operand. The r/m field can name a register that holds the operand or can specify an addressing mode (in combination with the mod field) that points to the location of the operand in memory. The reg field occupies bits 5, 4, and 3 following the mode field, and can specify that one operand is either an 8-bit register or a 16-bit register. In some instructions, this reg field gives additional bits of information specifying the instruction, rather than only encoding a register.

Description

The effective address (EA) of the memory operand is computed according to the mod and r/m fields:

```
if mod = 00 then DISP - 0°, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (BP) + DISP

if r/m = 100 then EA = (DI) + DISP

if r/m = 110 then EA = (DI) + DISP

if r/m = 111 then EA = (BP) + DISP^{+}

if r/m = 111 then EA = (BX) + DISP^{-}

if r/m = 111 then EA = (BX) + DISP^{-}
```

Instructions referencing 16-bit objects interpret EA as addressing the low-order byte; the word is addressed by EA+1, EA.

Encoding



Segment Override Prefixes

General register BX and pointer register BP may serve as base registers. When BX is the base the operand by default resides in the current Data Segment and the DS register is used to compute the physical address of the operand. When BP is the base, the operand by default resides in the current Stack Segment and the SS segment register is used to compute the physical address of the operand. When both base and index registers are used, the operand by default resides in the segment determined by the base register, i.e., BX means DS is used. BP means SS is used. When an index register alone is used, the operand by default resides in the current Data Segment. The physical address of most other memory operands is by default computed using the DS segment register (exceptions are noted below). These assembler-default segment register selections may be overridden by preceding the referencing instruction with a segment override prefix.

Description

The segment register selected by the *reg* field of a segment prefix is used to compute the physical address for the instruction this prefix precedes. This prefix may be combined with the LOCK and/or REP prefixes, although the latter has certain requirements and consequences –see REP.

Encoding



reg is assigned according to the following table:

Segment			
00	ES		
D1	CS		
10	\$ \$		
11	DS		

Exceptions

The physical addresses of all operands addressed by the SP register are computed using the SS segment register, which may not be overridden. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

Register Operands

The four 16-bit general registers and the four 16-bit pointer and index registers may serve interchangeably as operands in nearly all 16-bit operations. Three exceptions to note are multiply, divide, and some string operations, which use the AX register implicitly. The eight 8-bit registers of the HL group may serve interchangeably in 8bit operations. Multiply, divide, and some string operations use AL implicitly.

Description

Register operands may be indicated by a distinguished field, in which case REG will represent the selected register, or by an encoded field, in which case EA will represent the register selected by the r/m field. Instructions without a "w" bit always refer to 16-bit registers (if they refer to any register at all); those with a "w" bit refer to either 8- or 16-bit registers according to "w".

Encoding

General Registers:

Distinguished Field.

reg or reg

for mode = 11 EA = r/m (a register).

11 reg

REG is assigned according to the following table:

16-Bit (w = 1)		8-Bit [1	8-Bit [w = 0]	
000	AX	000	AL	
001	CX	001	CL	
010	DX	910	DL	
011	BX	011	8L	
100	SP	100	AH	
101	BP	101	СH	
110	SI	110	DH	
111	DI	111	BH	

Instructions that reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS X:X:X:X:(OF).(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

where X is undefined.

Immediate Operands

All two-operand operations except multiply, divide, and the string operations allow one source operand to appear within the instruction as immediate data. Sixteen-bit immediate operands that have a high-order byte that is the sign extension of the loworder byte may be abbreviated to eight bits.

Three points about immediate operands:

- Immediate operands always follow addressing mode displacement constants (when present) in the instruction.
- The low-order byte of 16-bit immediate operands always precedes the high-order byte.
- The 8-bit immediate operands of instructions with s:w = 11 are sign-extended to 16-bit values.

String Instructions and Memory References

Table 6-1 shows the mnemonics of the string instructions that can be coded without operands (MOVSB, MOVSW, etc.) or with operands (MOVS, etc.).

The string instructions are unusual in several respects:

- 1. Before coding a string instruction, you must:
 - Load SI with the offset of the source string.
 - Load DI with the offset of the destination string.
- 2. One of the forms of REP (REP, REPZ, REPE, REPNE, REPNZ) can be coded immediately preceding (but separated from by at least one blank) the primitive string operation mnemonic (thus, REPNZ SCASW is one possibility). This specifies that the string operation is to be repeated the number of times determined by CX. (Refer to instruction descriptions.)
- 3. Each can be coded with or without symbolic memory operands.
 - If symbolic operands are coded, the assembler can check the addressability of the operands.

Operation Being Performed	Mnemonic if Operand Is Byte String	Mnemonic if Operand Is Word String	Mnemonic if Symbolic Operands Are Coded*
- Move	MOVSB	MOVSW	MOVS
Compare	CMPSB	CMPSW	CMPS
Load AL/AX	LODSB	LODSW	LODS
Store from AL/AX	\$TOSB	STOSW	STOS
Compare to AL/AX	SCASB	SCASW	SCAS
Block Input	INSB	INSW	INS
Block Output	OUTSB	OUTSW	OUTS

Table 6-1. S	tring Instruction	Mnemonics
--------------	-------------------	-----------

"If symbolic operands are coded, the assembler can check their addressability. Also, their TYPEs determine the opcode generated.

 Anonymous references that use the hardware defaults should be coded using the operand-less forms (e.g. MOVSB, MOVSW), to avoid the cumbersome (but otherwise required):

MOVS ES: BYTE PTR [DI], [SI]

as opposed to the simple:

MOVSB

 Anonymous references that do not use the hardware defaults require both segment and type to be explicitly specified:

MOVS ES: BYTE PTR [DI], SS:[SI]

- Never use [BX] or [BP] addressing modes with string instructions.
- 4. If the instruction mnemonic is coded without operands (e.g., MOVSB, MOVSW), then the segment register defaults are as follows:
 - SI defaults to an offset in the segment addressed by DS,
 - D1 is required to be an offset in the segment addressed by ES.

Thus, the direction of data flow for the default case in which no operands are specified is from the segment addressed by DS to the segment addressed by ES.

5. If the instruction mnemonic is coded with operands (e.g. MOVS, CMPS), the operands can be anonymous (indirect) or they can be variable references.

Example:

DESTSTRING EQU ES: BYTE PTR [DI] SRCSTRING EQU DS:BYTE PTR [S1] ASSUME CS:CODE, DS:DATA, ES:DATA1 DATA SEGMENT SRCARRAY DB 10 DUP (1) DATA ENDS DATA1 SEGMENT DESTARRAY DB 10 DUP (?) DATA1 ENDS CODE SEGMENT MOV AX, DATA MOV DS, AX ; INIT DS AX, DATA1 MOV MOV ES, AX ; INIT ES MOV SI, OFFSET SRCARRAY DI. OFFSET DESTARRAY MOV ; INIT POINTER REGISTERS MOV CX, 10 :NUMBER OF ELEMENTS REP MOVS DESTSTRING, SRCSTRING

;PERFORM STRING OPERATION

CODE ENDS

Mnemonic Synonyms

There are some machine operations that can have different mnemonics. The different mnemonics are all synonyms in that they refer to the same machine instructions. They are supplied by the assembler to allow you to think of the operation in terms that are more helpful for your task. Many of the conditional jump instructions have more than one mnemonic. When used after a compare, the conditional jump mnemonic can express the type of compare or the result of the compare in terms of the flags that were set. For example,

```
CMP DEST, SRC
JE LAB1 ;jump if dest is equal to source
or
CMP DEST, SRC
JZ LAB1 ;jump if zero flag set (dest = src)
```

In both cases, the same instruction will be encoded for the jump. Programmers familiar with other assembly languages that use conditional jump mnemonics that refer to flags may be more comfortable using this form. However, the first form that expresses the relationship the compare is checking between the operands is more expressive.

Organization of the Instruction Set

Instructions are described in this section in six functional groups:

- Data transfer
- Arithmetic
- Logic
- String manipulation
- Control transfer
- Processor control

Each of the first three groups mentioned in the preceding list is further subdivided into an array of codes that specify whether the instruction is to act upon immediate data, register or memory locations, whether 16-bit words, or 8-bit bytes are to be processed, and what addressing mode is to be employed. All of these codes are listed and explained in detail, but you do not have to code each one individually. The context of your program automatically causes the assembler to generate the correct code. There are three general categories of instructions within each of the three functional groups mentioned:

- 1. Register or memory space to or from register
- 2. Immediate data to register or memory
- 3. Accumulator to or from registers, memory, or ports

Data Transfer

Data transfer operations are divided into four classes:

- general purpose
- 2 accumulator-specific
- 3 address-object
- 4 flag

None affect flag settings except SAHF and POPF.

General Purpose Transfers

Four general purpose data transfer operations are provided. These may be applied to most operands, though there are specific exceptions. The general purpose transfers (except XCHG) are the only operations that allow a segment register as an operand.

- -- MOV performs a byte or word transfer from the source (rightmost) operand to the destination (leftmost) operand.
- PUSH decrements the SP register by two and then transfers a word from the source operand to the stack element currently addressed by SP.
- POP transfers a word operand from the stack element addressed by the SP register to the destination operand and then increments SP by 2.
- XCHG exchanges the byte or word source operand with the destination operand. The segment registers may not be operands of XCHG.

Accumulator-Specific Transfers

Three accumulator-specific transfer operations are provided:

- -- IN transfers a byte (or word) from an input port to the AL register (or AX register). The port is specified either with an inline data byte, allowing fixed access to ports 0 through 255, or with a port number in the DX register, allowing variable access to 64K input ports.
- OUT is similar to IN except that the transfer is from the accumulator to the output port.
- XLAT performs a table lookup byte translation. The AL register is used as an index into a 256-byte table addressed by the BX register. The byte operand so selected is transferred to AL.

Address-Object Transfers

Three address-object transfer operations are provided:

- -- LEA (load effective address) transfers the offset address of the source operand to the destination operand. The source operand must be a memory operand and the destination operand must be a 16-bit general, pointer, or index register.
- LDS (load pointer into DS) transfers a "pointer-object" (i.e., a 32-bit object containing an offset address and a segment address) from the source operand (which must be a doubleword memory operand) to a pair of destination registers. The segment address is transferred to the DS segment register. The offset address is transferred to the 16-bit general, pointer, or index register that you coded.
- LES (load pointer into ES) is similar to LDS except that the segment address is transferred to the ES segment register.

Flag Register Transfers

Four flag register transfer operations are provided:

- LAHF (load AH with flags) transfers the flag registers SF, ZF, AF, PF, and CF (the 8080 flags) into specific bits of the AH register.
- SAHF (store AH into flags) transfers specific bits of the AH register to the flag registers. SF, ZF, AF, PF, and CF.
- PUSHF (push flags) decrements the SP register by two and transfers all of the flag registers into specific bits of the stack element addressed by SP.
- POPF (pop flags) transfers specific bits of the stack element addressed by the SP register to the flag registers and then increments SP by two.

Arithmetic

The 8086/8088 provides the four basic mathematical operations in a number of different varieties. Both 8- and 16-bit operations and both signed and unsigned arithmetic are provided. Standard twos complement representation of signed values is used. The addition and subtraction operations serve as both signed and unsigned operations. In these cases the flag settings allow the distinction between signed and unsigned operations to be made (see Conditional Transfer). Correction operations are provided to allow arithmetic to be performed directly on unpacked decimal digits or on packed decimal representations.

Flag Register Settings

Six flag registers are set or cleared by arithmetic operations to reflect certain propertics of the result of the operation. They generally follow these rules (see also Appendix C):

- -- CF is set if the operation results in a carry out of (from addition) or a borrow into (from subtraction) the high-order bit of the result; otherwise, CF is cleared.
- AF is set if the operation results in a carry out of (from addition) or a borrow into (from subtraction) the low-order four bits of the result; otherwise, AF is cleared.
- ZF is set if the result of the operation is zero; otherwise, ZF is cleared.
- SF is set if the high-order bit of the result of the operation is set; otherwise, SF is cleared.
- PF is set if the modulo 2 sum of the low-order eight bits of the result of the operation is 0 (even parity); otherwise, PF is cleared (odd parity).
- OF is set if the operation results in a carry into the high-order bit of the result but not a carry out of the high-order bit, or vice versa; otherwise, OF is cleared.

Addition

Five addition operations are provided:

- ADD performs an addition of the source and destination operands and returns the result to the destination operand.
- ADC (add with carry) performs an addition of the source and destination operands, adds one if the CF flag is found previously set, and returns the result to the destination operand.
- INC (increment) performs an addition of the source operand and one, and returns the result to the operand.
- AAA (unpacked BCD (ASCII) adjust for addition) performs a correction of the result in AL of adding two unpacked decimal operands, yielding an unpacked decimal sum.
- DAA (decimal adjust for addition) performs a correction of the result in AL of adding two packed decimal operands, yielding a packed decimal sum.

Subtraction

Seven subtraction operations are provided:

- SUB performs a subtraction of the source from the destination operand and returns the result to the destination operand.
- SBB (subtract with borrow) performs a subtraction of the source from the destination operand, subtracts one if the CF flag is found previously set, and returns the result to the destination operand.
- DEC (decrement) performs a subtraction of one from the source operand and returns the result to the operand.
- NEG (negate) performs a subtraction of the source operand from zero and returns the result to the operand.
- CMP (compare) performs a subtraction of the source destination operand, causing the flags to be affected, but does not return the result.
- AAS (unpacked BCD (ASCII) adjust for subtraction) performs a correction of the result in AL of subtracting two unpacked decimal operands, yielding an unpacked decimal difference.
- DAS (decimal adjust for subtraction) performs a correction of the result in AL of subtracting two packed decimal operands, yielding a packed decimal difference.

Multiplication

Three multiplication operations are provided:

- MUL performs an unsigned multiplication of the accumulator (AL or AX) and the source operand, returning a double length result to the accumulator and its extension (AL and AH for 8-bit operation, AX and DX for 16-bit operation). CF and OF are set if the top half of the result is non-zero.
- iMUL (integer multiply) is similar to MUL except that it performs a signed multiplication. CF and OF are set if the top half of the result is not the signextension of the low half of the result.

AAM (unpacked BCD (ASCII) adjust for multiply) performs a correction of the result in AX of multiplying two unpacked decimal operands, yielding an unpacked decimal product.

Division

There are three division operations provided and two sign-extension operations to support signed division:

- DIV performs an unsigned division of the accumulator and its extension (AL and AH for 8-bit operation, AX and DX for 16-bit operation) by the source operand and returns the single length quotient to the accumulator (AL or AX), and returns the single length remainder to the accumulator extension (AH or DX). The flags are undefined. Division by zero generates an interrupt of type 0.
- IDIV (integer division) is similar to DIV except that it performs a signed division.
- AAD (unpacked BCD (ASCII) adjust for division) performs a correction of the dividend in AI, before dividing two unpacked decimal operands, so that the result will yield an unpacked decimal quotient.
- CBW (convert byte to word) performs a sign extension of AL into AH.
- CWD (convert word to double word) performs a sign extension of AX into DX.

Logic

The 8086/8088 provides the basic logic operations for both 8- and 16-bit operands.

Single-Operand Operations. Three-single-operand logical operations are provided:

- NOT forms the one's complement of the source operand and returns the result to the operand. Flags are not affected.
- Shift operations of four varieties are provided for memory and register operands: SHL (shift logical left), SHR (shift logical right), SAL (shift arithmetic left), and SAR (shift arithmetic right). Single bit shifts, and variable bit shifts with the shift count taken from the CL register are available. The CF flag becomes the last bit shifted out, OF is defined only for shifts with count of 1, and is set if the final sign bit value differs from the previous value of the sign bit, and PF, SF, and ZF are set to reflect the resulting value.
- Rotate operations of four varieties are provided for memory and register operands: ROL (rotate left), ROR (rotate right), RCL (rotate through CF left), and RCR (rotate through CF right). Single bit rotates, and variable bit rotates with the rotate count taken from the CI, register, are available. The CF flag becomes the last bit rotated cut; OF is defined only for shifts with count of 1, and is set if the final sign bit value differs from the previous value of the sign bit.

Two-Operand Operations

Four two-operand logical operations are provided. The CF and OF flags are cleared on all operations; SF, PF, and ZF reflect the result.

- AND performs the bitwise logical conjunction of the source and destination operand and returns the result to the destination operand.
- TEST performs the same operations as AND, causing the flags to be affected but does not return the result.
- OR performs the bitwise logical inclusive disjunction of the source and destination operand and returns the result to the destination operand.
- XOR performs the bitwise logical exclusive disjunction of the source and destination operand and returns the result to the destination operand.

String Manipulation

One-byte instructions perform various primitive operations for the manipulation of byte and word strings (sequences of bytes or words). Any primitive operation can be performed repeatedly in hardware by preceding its instruction with a repeat prefix (see REP). The single-operation forms may be combined to form complex string operations with repetition provided by iteration operations.

Hardware Operation Control

All primitive string operations use the SI register to address the source operands. The DI register is used to address the destination operands that reside in the current extra segment. If the DF flag is cleared, the operand pointers are incremented after each operation, once for byte operations and twice for word operations. If the DF flag is set, the operand pointers are decremented after each operation. See Processor Control for setting and clearing DF.

Any of the primitive string operation instructions may be preceded with a one-byte prefix indicating that the operation is to be repeated until the operation count in CX is satisfied. The test for completion is made prior to each repetition of the operation. Thus, an initial operation count of zero in CX will cause zero executions of the primitive operation.

The repeat prefix byte also designates a value to compare with the ZF flag. If the primitive operation is one that affects the ZF flag, and the ZF flag is unequal to the designated value after any execution of the primitive operation, the repetition is terminated. This permits the scan operation, for example, to serve as a scan-while or a scan-until.

During the execution of a repeated primitive operation, the operand index registers (SI and DI) and the operation count register (CX) are updated after each repetition, whereas the instruction pointer will retain the offset address of the repeat prefix byte (assuming it immediately precedes the string operation instruction). Thus, an interrupted repeated operation will be correctly resumed when control returns from the interrupting task.

Using more than one prefix on an instruction is processor dependent. Please refer to the User's Manual for your processor for further information.

Primitive String Operation

Five primitive string operations are provided:

- --- MOVS (MOVSB, MOVSW) transfers a byte (or word) operand from the source (rightmost) operand to the destination (leftmost) operand. As a repeated operation, this provides for moving a string from one location in memory to another.
- CMPS (CMPSB, CMPSW) subtracts the rightmost byte (or word) operand from the leftmost operand and affects the flags but does not return the result. As a repeated operation, this provides for comparing two strings. With the appropriate repeat prefix it is possible to determine after which string element the two strings become unequal, thereby establishing an ordering between the strings.
- SCAS (SCASB, SCASW) subtracts the destination byte (or word) operand from AL (or AX) and affects the flags but does not return the result. As a repeated operation, this provides for scanning for the occurrence of, or departure from, a given value in the string.
- LODS (LODSB, LODSW) transfers a byte (or word) operand from the source operand to AL (or AX). This operation ordinarily would not be repeated.
- STOS (STOSD, STOSW) transfers a byte (or word) operand from AL (or AX) to the destination operand. As a repeated operation, this provides for filling a string with a given value.

In all the cases above, the source operand is addressed by SI and the destination operand is addressed by DI. Only in CMPB/CMPW does the DI-indexed operand appear as the rightmost operand.

Software Operation Control

The repeat prefix provides for rapid iteration in a hardware-repeated string operation. The iteration control operations (see LOOP) provide this same control for implementing software loops to perform complex string operations. These iteration operations provide the same operation count update, operation completion test, and ZF flag tests that the repeat prefix provides.

By combining the primitive string operations and iteration control operations with other operations, it is possible to build sophisticated yet efficient string manipulation routines. One instruction that is particularly useful in this context is XLAT. It permits a byte fetched from one string to be translated before being stored in a second string, or before being operated upon in some other fashion. The translation is performed by using the value in the AL register as an index into a table pointed at by the BX register. The translated value obtained from the table then replaces the value initially in the AL register (see XLAT).

Control Transfer

Four classes of control transfer operations may be distinguished: calls, jumps, and returns; conditional transfers: iteration control; and interrupts.

All control transfer operations cause the program execution to continue at some new location in memory, possibly in a new code segment. Conditional transfers are provided for targets in the range -128 to ± 127 bytes from the transfer.

Calls, Jumps, and Returns

Two basic varieties of calls, jumps, and returns are provided—those that transfer control within the current code segment, and those that transfer control to an arbitrary code segment, which then becomes the current code segment. Both direct and indirect transfers are supported; indirect transfers make use of the standard addressing modes as described in above.

The three transfer operations are described below.

- CALL pushes the offset address of the next instruction onto the stack (in the case of an inter-segment transfer the CS segment register is pushed first) and then transfers control to the target operand.
- JMP transfers control to the target operand.
- RET transfers control to the return address saved by a previous CALL operation, and optionally may adjust the SP register so as to diseard stacked parameters.

Intra-segment direct calls and jumps specify a self-relative direct displacement, thus allowing *position independent code*. A shortened jump instruction is available for transfers in the range -128 to ± 127 bytes from the instruction for code compaction.

Conditional Jumps

The conditional transfers of control perform a jump contingent upon various Boolean functions of the flag registers. The destination must be within a -128 to +127 byte range of the instruction. Table 6-2 shows the available instructions, the conditions associated with them, and their interpretation.

Instruction	Condition	Interpretation
JE or JZ	ZF = 1	"equal" or "zero"
JL or JNGE	(SF xor OF) – 1	"less" or "not greater or equal"
JLE or JNG	((SF xor OF) or ZF) = 1	"less or equal" or "not greater"
JB or JNAE or JC	CF = 1	"below" or "not above or equal" or "carry"
JBE or JNA	(CF or ZF) = 1	"below or equal" or "not above"
JP or JPE	PF = 1	"parity" or "parity even"
JO	OF – 1	'roverflow''
JS	SF - 1	''sign''
JNE or JNZ	ZF - 0	"not equal" or "not zero"
JNL or JGE	(SF xor OF) - 0	"not less" or "greater or equal"
JNLE of JG	((SF xor OF) or ZF) = 0	"not less or equal" or "greater"
JNB or JAE or JNC	CF = 0	"not below" or "above or equal" or "no carry"
JNBE or JA	(CF or ZF) = 0	"not below or equal" or "above"
JNP or JPO	PF - 0	"not parity" or "parity odd"
JNO	OF = 0	"not overflow"
JNS	SF - 0	''not sign''

Table 6-2. 8086/8087 Conditional Transfer Operations

"'Above" and "below" reter to the relation between two unsigned values, while "greater" and "less" reter to the relation between two signed values.

Iteration Control

The iteration control transfer operations perform leading- and trailing-decision loop control. The destination of iteration control transfers must be within a ± 128 to ± 127 byte range of the instruction. These operations are particularly useful in conjunction with the string manipulation operations.

There are four iteration control transfer operations provided:

- LOOP decrements the CX ("count") register by one and transfers if CX is not zero.
- LOOPZ (also called LOOPE) decrements the CX register by one and transfers if CX is not zero and the ZF flag is set (loop while zero or loop while equal).
- LOOPNZ (also called LOOPNE) decrements the CX register by one and transfers if CX is not zero and the ZF flag is cleared (loop while not zero or loop while not equal).
- JCXZ transfers if the CX register is zero.

Interrupts

Program execution control may be transferred by means of operations similar in effect to that of external interrupts. All interrupts perform a transfer by pushing the flag registers onto the stack (as in PUSHF), and then performing an indirect intersegment call through an element of an interrupt transfer vector located at absolute locations 0 through 3FFH. This vector contains a four-byte element for each of up to 256 different interrupt types.

Three interrupt transfer operations provided.

- INT pushes the flag registers (as in PUSHF), clears the TF and IF flags, and transfers control with an indirect call through any one of the 256 vector elements. A one-byte form of this instruction is available for interrupt type 3.
- -- INTO pushes the flag registers (as in PUSHF), clears the TF and IF flags, and transfers control with an indirect call through vector element 4 if the OF flag is set (trap on overflow). If the OF flag is cleared, no operation takes place.
- IRET transfers control to the return address saved by a previous interrupt operation and restores the saved flag registers (as in POPF).

Processor Control

Various instructions and mechanisms are provided for control and operation of the processor and its interaction with its environment.

Flag Operations

There are seven operations provided that operate directly on individual flag registers.

- CLC clears the CF flag.
- CMC complements the CF flag.
- ~ STC sets the CF flag.
- CLD clears the DF flag, causing the string operations to auto-increment the operand pointers.
- STD sets the DF flag, causing the string operations to auto-decrement the operand pointers.
- CLI clears the IF flag, disabling external interrupts (except for the non-maskable external interrupt).
- STI sets the 4F flag, enabling external interrupts after the execution of the next instruction.

Processor Halt

The HLT instruction causes the 8086 processor to enter its halt state. The halt state is cleared by an enabled external interrupt or RESET.

Processor Wait

The WAIT instruction causes the processor to enter a wait state if the signal on its TEST pin is not asserted. The wait state may be interrupted by an enabled external interrupt. When this occurs the saved code location is that of the WAIT instruction, so that upon return from the interrupting task, the wait state is re-entered. The wait state is cleared and execution resumed when the TEST signal is asserted. Execution resumes without allowing external interrupts until after the execution of the next instruction. This instruction allows the processor to synchronize itself with external hardware.

Processor Escape

The ESC instruction provides a mechanism by which other processors may receive their instructions from the 8086 instruction stream and make use of the 8086 addressing modes. The 8086 processor does no operation for the ESC instruction other than to access a memory operand.

Bus Lock

A special one-byte prefix may precede any instruction causing the processor to assert its bus-lock signal for the duration of the operation caused by that instruction. This has use in multiprocessing applications (see LOCK).

Single Step

When the TF flag register is set, the processor generates a type I interrupt after the execution of each instruction. During interrupt transfer sequences caused by any type of interrupt, the TF flag is cleared after the push-flags step of the interrupt sequence. No instructions are provided for setting or clearing TF directly. Rather, the flag register image saved on the stack by a previous interrupt operation must be modified, so that the subsequent interrupt return operation (IRET) restores TF set. This allows a diagnostic task to single-step through a task under test, while still executing normally itself.

If the single-stepped instruction itself clears the TF flag, the type 1 interrupt will still occur upon completion of the single-stepped instruction. If the single-stepped instruction generates an interrupt or if an enabled external interrupt occurs prior to the completion of the single-stepped instruction, the type 1 interrupt sequence will occur after the interrupt sequence of the generated or external interrupt, but before the first instruction of the interrupt service routine is executed.

The 8086/8088 hardware protects the execution of the instruction immediately following a POP or a MOV to a segment register instruction from any kind of interrupt, including type 1 interrupts used to single-step. When single-stepping through a task under test, the single-step interrupt is not recognized until the instruction following the POP or MOV to a segment register instruction is executed.

Example

TEST TASK	SEGMENT ASSUME	CS:TEST TASK
INSTRUC1:	POP	D\$
INSTRUC2:	POP	BX
INSTRUC3:	ADD	AX, [BX]
TEST TASK	ENDS	

When single-stepping through TEST _TASK, INSTRUC1 steps to INSTRUC3 since the single-step interrupt is not recognized by the 8086/8088 until the instruction following the POP to the DS segment register (POP BX) is executed.

Instruction Description Formats

The formats presented in the individual instruction descriptions and briefly discussed here reflect the assembly language processed by the 8086/8087/8088 Macro Assembler (ASM86).

Format Boxes

The individual instruction descriptions show first a format box such as the following example.

Mem/Reg * Immediate to Reg

Opcode	ModRM	 	Data		

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction. The actual opcode generated is defined in the "Opcode" column of the instruction table that follows each format box.
- ModRM is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (MOD), a 3-bit register field (REG), and a 3-bit Register or Memory (R/M) field.
- Dashed blank boxes following the ModRM box are for any displacement required by the mode field.
- Data is for a byte of immediate data.
- A dashed blank box following a Data box is used whenever the immediate operatid is a word quantity.

Instruction Detail Tables

Following each format box, an instruction detail table shows the opcode, the number of clocks required for the operation to take place, the actual operation performed, and a coding example for each variant of the instruction.

The instruction detail table for the instruction IMUL is shown below. The examples in the table are neither complete nor restrictive; applace there is a memory operand, any of the seven memory addressing modes can be used.

Opcode	Clocks	Operation	Coding Example
F6	80-08	AX • AL • Reg 8	IMUL BL
F6	(86-104) + EA	AX + AL : Mem 8	IMUL BYTESOMETHING
F7	128-154	DX AX + AX Reg 16	IMUL 8X
F7	(134-160) ⊩EA	DX:AX + AX * Mem 16	IMUL WORDSOMETHING

Flags

The flags produced by each instruction are represented by a table such as the following:

0 D J T S Z A P C X - - - U U U U X The top line in the table represents the individual flags, and the lower line shows the effect on each flag by the instruction. The letters, numbers and symbols used in the table are defined as follows:

Flag	Definition			
O D I T S Z A P C	Overflow Direction (used in string ops) Interrupt Enable (1–enabled) Single Step Trap Flag (causes interrupt 1 after next instruction) Sign Zero Auxiliary Carry (used primarily in BCD ops) Parity Carry			
Effect Code	Effect			
x	Modified by the instruction; result depends on operands.			
-	Not modified.			
U	Undefined after the instruction.			
1	Set to 1 by the instruction.			

Table 6-3. Symbols

.----

8086/8088 Descriptor	Meaning
АX	Accumulator (16-bit)
АН	Accumulator (high-order byte)
AL	Accumulator (low-order byte)
вх	Register BX (16-bit), which may be split and addressed as two 8-bit registers
вн	High-order byte of register BX.
BL	Low-order byte of register BX.
СХ	Register CX (16-bit), which may be split and addressed as two 8-bit registers.
Сн	High-order byte of register CX.
CL	Low-order byte of register CX.
DX	Register DX (16-b(1), which may be split and addressed as two 8-bit registers.
DH	High-order byte of register DX
DL	Low-order byte of register DX.
SP	Stack pointer (16-bit)
8P	Base pointer (16-bit)
IP	Instruction Pointer (16-bit)
Fags	16-bit register space, in which nine flags reside.
DI	Destination Index register (16-bit)
SI	Stack Index register (16-bit)
CS	Code Segment register (16-bit)
DS	Data Segment register (16-bit)
ES	Extra Segment register (16-bit)
5S	Stack Segment register (16-bit)

8086/8088				
Descriptor	Meaning			
REG8	The name or encoding of an 8-bit CPU register location.			
REG16	The name or encoding of an 16-bit CPU register location.			
LSRC, RSRC	Refer to operands of an instruction, generally left source and right source when two operands are used. The leftmost operand is also called the destination operand, and the rightmost is called the source operand.			
reg	A field that specifies REG8 or REG16 in the description of an instruction.			
EA	Effective address (16-bit)			
r/m	Bits 2, 1, and 0 of the MODRM byte used in accessing memory operands. This 3-bit lield defines EA, in conjunction with the mode and w fields.			
mode	Bits 7 and 6 of the MODRM byte. This 2-bit field defines the addressing mode.			
w	A 1-bit field in an instruction, identifying byte instructions (w=D), and word instructions (w=1)			
đ	A 1-bit field in an instruction, "d" identifies direction, i.e. whether a specified register is source or destination.			
()	Parentheses mean the contents of the enclosed register or memory location.			
(BX)	Represents the contents of register BX, which can mean the address where an 8-bit operand is located. To be so used in an assembler instruction, BX must be enclosed only in square brackets.			
((BX))	Means this 8-bit operand, the contents of the memory focation pointed at by the contents of register BX. This nota- tion is only descriptive for use in this chapter. It cannot appear in source statements.			
(BX) + 1, (BX)	Means the address (of a 16-bit operand) whose low-order 8-bits reside in the memory location pointed at by the con- tents of register BX and whose high-order 8-bits reside in the next sequential memory location, (BX) + 1			
((BX) + 1, (BX))	Means the 16-bit operand that resides there.			
Concatenation, e.g., {(DX) + 1: (DX)}	Means a 16-bit word that is the concatenation of two 8-bit bytes, the low-order byte in the memory location pointed at by DX and the high-order byte in the next sequential memory location.			
addr	Address (16-bit) of a byte in memory			
addr-Iow	Least significant byte of an address.			
addr-high	Most significant byte of an address.			
addr + 1: addr	Addresses of two consecutive bytes in memory, beginning at addr.			
dala	Immediate operand (8-bit if w=0; 16-bit if w=1)			
data-low	Least significant byte of 16-bit data word.			
data-high	Most significant byte of 16-bit data word.			
disp	Displacement			
disp-low	Least significant byte of 16-bit displacement.			
Jisp-high	Most significant byte of 16-bit displacement.			
⊢	Assignment			
-	Addition Subtraction			
	Multiplication			
1	Division			
%	Modulo			
&	And			
	Inclusive or			
l.	Exclusive or			

Table 6-3. Symbols (Cont'd.)


EA Comp	onents	Clocks*
Displacement Only		6
Base or Index Only	(BX BP, SI, OI)	5
Displacement k Base or Index	(BX, BP, SI, DI)	9
Base	BP + DI, BX + SI	7
+ Index	BP + \$1, BX + D1	8
Displacement	BP + DI + DISP BX + S1 + DISP	11
Base + Index	BP + SI + OISP BX + DI + DISP	12

Table 6-4. Effective Address Calculation Time

*Add 2 clocks for segment override

~

MNEMONIC --- Sample 8086/8088 Instruction



Opcode	Clocks	Operation	Coding Example
ithe value	(number of clocks	(the machine operation)	MNEMONIC
oline	required)		
opcode			
byte1			

Operation

(A description of the machine operation.)

Flags

ODITSZAPC

(shows the effect on the flags)

Description

(Describes the use/operation of the instruction.)

AAA—ASCII Adjust for Addition

(Docode
	peedo.

Opcode	Clocks	Operation	Coding Example
37	4	adjust AL, Lags, AH	ААА

Operation

```
if (AL & 0FH) > 9 or AF = 1 then do;

AL \leftarrow AL + 6

AH \leftarrow AH + 1

CF \leftarrow AF \leftarrow 1

end;

AL \leftarrow AL & 0FH
```

Flags

0 D I T S Z A P C U - - - U U X U X

Description

AAA is used to correct the result of adding two unpacked BCD digits in the AL register. After the normal byte addition, AAA tests the auxiliary earry flag (AF), which is set by a carry out of the low nibble of AL. If either the AF is set or the low nibble of AL is greater than 9, then a carry bit is added to the AII register, and the low nibble of AL is increased by 6 to produce the decimal digit. AL is masked to 4 bits whether an adjustment was performed or not, thus always leaving an unpacked BCD result in the low nibble of AL. High nibble data does not affect the corrected result of the addition, so ASCII digits can be added correctly by following the AAA with an OR AL, 30H to restore the result to an ASCII character. The digit carry, in AH, is not affected by this restoration.

AAD—ASCII Adjust for Division

Format

Long —— Opcode			
Opcode	Clocks	Operation	Coding Example
D5,0A	60	Adjust AL, AH prior to division	AAD

Operation

 $\begin{array}{l} \mathsf{AL} \leftarrow \mathsf{AL} + (\mathsf{AH} \bullet \mathsf{OAH}) \\ \mathsf{AH} \leftarrow \mathsf{O} \end{array}$

Flags

0 0 1 T S Z A P C U - - - X X U X U

Description

AAD is used to prepare 2 unpacked BCD digits (least significant in AL, most significant in AH) for a division operation that will yield an unpacked result. This is accomplished by multiplying AH by 10 and adding the product to AL. Then AH is zeroed, leaving AX with the binary equivalent of the original unpacked 2-digit number.

AAM—ASCII Adjust for Multiplication

Format

Long —— Opcode				
	Opcode	Clocks	Operation	Coding Example
	D4.0A	83	Adjust AL, AH after multiplication	AAM

Operation

AH ← (AL / 0AH) AL ← (AL MOD 0AH)

Flags

0 D I T 5 Z A P C U - - - X X U X U

Description

AAM is used to produce 2 unpacked BCD digits (least significant in AL, most significant in AH) after a multiplication of 2 unpacked digits. This is accomplished by dividing the binary product in AL by ten. The quotient is left in AII as the most significant digit, and the remainder is left in AL as the least significant digit.

AAS—ASCII Adjust for Subtraction

Format

Opcode

Opcode	Clocks	Operation	Coding Example
3F	4	adjust AL, flags, AH	AAS

Operation

if (AL & 0FH) > 9 or AF = 1 then do: $AL \leftarrow AL + 6$ $AH \leftarrow AH - 1$ $CF \leftarrow AF \leftarrow 1$ end: $AL \leftarrow AL & 0FH$

Flags

0 D I T S Z A P C U - - - U U X U X

Description

AAS is used to correct the result of subtracting two unpacked BCD digits in the AL register. After the normal byte subtraction, AAS tests the auxiliary carry flag (AF), which is set by a carry out of the low nibble of AL. If the AF is set or the low nibble of AL is greater than 9, then a borrow bit is subtracted from AH, and the low nibble of AL is decreased by 6 to produce the proper decimal digit. AL is masked to 4 bits whether an adjustment was performed or not, thus always leaving an unpacked BCD result in the low nibble of AL. High nibble data does not affect the corrected result of the subtraction, so ASCII digits can be subtracted correctly by following the AAS with an OR AL, 30H to restore the result to an ASCII character. The digit borrow, in AH, is not affected by this restoration.

ADC—Integer Add With Carry

Format

Memory/Reg + Reg

Opcode	ModRM			
Opcode	Clocks	Operation	Codir	ng Example
12	Э	Reg8≁ CF + Reg8 + Reg8	ADC	BL,GL
12	9+EA	Reg8 – CF + Reg8 + Mem8	ADC	BL, BYTESOMETHING
13	3	Reg16 ← CF + Reg16 + Reg16	ADC	BX,CX
13	9+EA	Reg16 - CF + Reg16 + Mem16	ADC	BX,WORDSOMETHING
10	16+EA	Mem8 ← CF + Mem8 + Reg8	ADC	BYTESOMETHING.BL
11	16 + EA	Mem15 - CF + Mem16 + Reg16	ADC	WORDSOMETHING, BX

Immed to AX/AL

Opcode	Dala		
Opcode	Clocks	Operation	Coding Example
14	đ	AL • CF + AL + Immed8	ADC AL.5
15	4	AX · CF + AX + Immed16	ADC AX,400H

Immed to Memory/Reg

Opcode	ModRM	<u>''</u>	Data	
	'-(Reg	field = 010)		
Opcode	Clocks	Operation	Coding Example	
80	4	Reg8 - CF + Reg8 + Immed8	ADC BL,32	

80	17 + FA	Mem8 + CF + Mem8 + Immee8	ADC BYTESOMETHING,32
81	4	Reg16 – CF + Reg16 + Immed16	ADC 8X,1234H
81	17 + EA	Mem10 ← CF + Mem16 + Immed16	ADC WORDSOMETHING, 1234H
ā 3	4	Reg16 - CF + Reg16 + Immed8	ADC BX,32
83	17 + EA	Mem16 - CF + Mem16 + Immed8	ADC WORDSOMETHING.32
		(ImmedB is sign-extended	
		before add in last 2 cases)	

Operation

LeftOpnd + CF + LeftOpnd + RightOpnd

Flags

D D 1 T S Z A P C x - - - x x x x x

Description

The sum of two operands and the initial state of the carry flag replaces the left operand.

ADD—Integer Addition

Format

Memory/Reg + Reg

Opcode	ModRM	л <u> </u>		
Opcode	Clocks	Operation	Codi	ng Example
Û2	3	Reg8 - Reg8 + Reg8	ADD	BL,CL
D2	9+EA	Reg8 - Reg8 + Mem8	ADD	BL.BYTESOMETHING
03	3	Reg16 - Aeg16 + Reg16	ADD	B×,CX
03	9 + EA	Reg16 - Reg16 + Mem16	ADD	BX, WORDSOMETHING
00	16 + EA	Mem8 - Mem8 + Reg8	ADD	BYTESOMETHING.BL
01	16 + EA	Mem16 ← Mem16 → Reg16	ADD	WORDSOMETHING.EX

Immed to AX/AL

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
04	4	AL - AL + Immed8	ADD AL.5
05	4	AX = AX + immed16	ADD AX,400H

Immed to Memory/Reg

Opcode	ModF	tm*		Data
	(A	leg field 000)		
Opcode	Clocks	Operation	Çodi	ng Example
80	4	Reg8 ⊷ Reg8 + Immed8	ADÐ	BL,32
80	17+EA	Mem8 + Mem8 + Immed8	ADD	BYTESOMETHING.32
81	4	Heg:6 - Reg16 + Immed16	ADD	BX,1234H
81	17 + EA	Mem16 - Mem16 + Immed16	ADD	WORDSOMETHING, 1234H
83	4	Reg16 - Reg16 + Immed8	ADD	BX.32
83	17 + EA	Mem16 - Mem16 + Immed8	ADD	WORDSOMETHING.32
		('mmed8 is sign-extended		
		before add in last 2 cases)		

Operation

LeftOpnd - LeftOpnd + RightOpnd

Flags

0 D I T S Z A P C X - - - X X X X X

Description

The sum of two operands replaces the left operand.

AND—Logical AND

Format

Memory/Reg with Reg

Opcode	ModRM			
Opcode	Clocks	Operation	Codir	ng Example
22	3	Reg8 – Reg8 AND Reg8	AND	BL.CL
22	9+EA	Reg8 + Reg8 AND Mem8	AND	BL, BYTESOMETHING
23	3	Reg16 - Reg16 AND Reg16	AND	BX,CX
23	9+EA	Reg16 - Reg16 AND Mem16	AND	BX.WORDSOMETHING
20	16 + EA	Mem8 ← Mem8 AND Reg8	AND	BYTESOMETHING.BL
21	16 + EA	Mem16 ~ Mem15 AND Reg\$6	AND	WORDSOMETHING, BX

Immed to AX/AL

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
24	4	AL · AL AND Immed8	AND AL.4
25	4	AX - AX AND Immed16	AND AX.400H

Immed to Memory/Reg

Opcode	ModR	m'	T	Data
	*- (R	eg field = 100)		
Opcode	Clocks	Operation	Codi	ng Example
80	4	Reg8 • Reg8 AND Immed8	AND	BL 3FH
80	17 EA	Mem8 • Mem8 AND Immed8	AND	BYTESOMETHING,3FH
81	4	Reg16 · Reg16 ANO Immed16	AND	BX_3FFF
81	17 + EA	Mem16 Mem16 AND Immed16	AND	WORDSOMETHING 3FEH

Operation

LeftOpnd - LeftOpnd and RightOpnd OF - CF - 0

Flags

с D С Т S Z A P C 0 - - - X X U X G

Description

The result of a bitwise logical AND of the two operands replaces the left operand. The carry and overflow flags are cleared.

BOUND—Check Array Against Bounds [iAPX 186]

For 186 clocks, see Appendix H.

Format

Opcode	ModRM	
Opcode	Operation	Coding Example
62	if Reg16 < Mem16 at EA, or Reg16 > Mem16 at EA ~ 2 tr INTERRUPT 5	BOUND BX.ARRAYFOO
Operatio:	n	
•	nd (a register) < lower-limit (a grand > upper-simit (at EA + 2) UPT 5.	

endif;

Flags

N PL O D I T S Z A P C

Description

BOUND is used to ensure that a signed array index is within the limits defined by a two-word block of memory. This two word block might typically be found just before the array iself and therefore be accessible at a constant offset of -4 from the array, simplifying the addressing. The first word of the block at the effective address contains the lower limit, and the second word contains the upper limit for the index, which is in the register operand of the instruction. The effective address cannot be a register operand — that is, the two-word block cannot be in registers.

CALL—Call

Format

Within segment or group, IP relative

Opcode	Displ	DispH
Opcode	Clocks	Operation
E8	19	IP ← IP + Oisp\6 —(SP) ← return link

Within segment or group, Indirect

Opcode	ModRM	·	
	'-(Re	g lield = 010)	
Opcode	Clocks	Operation	Coding Example
FF	16	IP ← Reg16 —(SP) ← (etu/n link	CALL SI
FF	21 + EA	IP ← Mem16 —(SP) ← return link	CALL WORD PTB (SI)
FF	21 + EA	IP • Mem16 —(SP) ← return link	CALL POINTER TO FRED

Operation

```
if IP-relative then do,

IP \leftarrow IP + Disp16;

-(SP) \leftarrow return link;

else do;

IP + (EA);

-(SP) \leftarrow return link;

end if;
```

Flags

0 0 I T S Z A P C

Description

There are two types of within-segment or group calls: one that is IP-relative and is specified by the use of a NEAR label as the target address, and one in which the target address is taken from a register or variable pointer without modification (i.e., is NOT IP-relative). In the first case, the 16-bit displacement is relative to the first byte of the next instruction.

The second case is specified when the operand is any (16-bit) general, base, or index register—as in CALL AX, CALL BP, or CALL DI, respectively—or when the operand is a word-variable, as in CALL WORD PTR [BP] or CALL OPEN_ROUTINE[BX] (assuming that OPEN_ROUTINE is declared a word array or structure element). When the effective address is a variable, as in the preceding two examples, DS is the implied segment register for all EA's not using BP.

CALL

The return link, which is pushed to the TOS during the CALL, is the address of the instruction following the CALL.

Inter-segment or group, Direct

Opcode	offset	olfset	segbase	segbase
Opcode	Clocks	Operation		Coding Example
9 A	28	CS ← segbase ⊧P •- offset		CALL FAR LABEL FOO
Operation				
CS ← segbase iP ← offset; (SP) ← return				

Flags

0 D I T S Z A P C

Inter-segment or group, Indirect

Opcode	ModRM	1.		
	•—(Re	g field = 011)		
Opcode	Clocks	Operation	Codin	g Example
FF	37 + EA	CS ← segbase IP ← offset	CALL	DWORD PTR FOO

Operation

CS = (EA + 2);JP = (EA);

Flags

D D I T S Z A P C

Description

An intersegment or group (long or far) CALL will transfer control by replacing both the values in CS and IP. This effectively transfers control to another segment or group by changing both the base (paragraph number) and offset values.

CBW-Convert Byte to Word

Format

~

 \sim

~

Opcode]		
Opcode	Clocks	Operation	Coding Example
98	2	convertibyte in AL to word in AX	CBW

Operation

if (AL AND 80H) = 80H then do; $AH \leftarrow 0FFh$ else do; $AH \leftarrow 0$ end,

Flags

0 D I T S Z A P C

Description

CBW converts the byte in AL to a word in AX by sign extension of AL through AH. No flags are affected.

CLC—Clear Carry Flag

Format

Opcode

<u> </u>			
Opcode	Clocks	Operation	Coding Example
F8	2	clear the carry flag	CLC
Operation CF + 0			
Flags			
σ ρ ι τ \$	ZAPC		
	0		

Description

CLC clears the carry flag, CF. No other flags are affected.

CLD—Clear Direction Flag

Format

_

-

		Op	ç	ode	•							
	c)pc	od	le			Clo	ocks	ì	Operation	Coo	ling Example
		F	С					?		clear direction flag	CLC)
	Эр Эг -			tio	m							
]	Fla	gs	5									
¢) [1	T	s	z	A	Ρ	с			
-	- 0) -	-	-	-	-	-	-	-			

Description

1

CLD clears the direction flag, DF. No other flags are affected.

CLI—Clear Interrupt Enable Flag

Format

Opcode			
Opcode	Clocks	Operation	Coding Example
FA	2	clear interrupt flag	CLI
Operation \F + 0			
Flags			
ο ριτ \$	ZAPC		
0			

Description

CLI clears the interrupt enable flag, IF. No other flags are affected.

CMC—Complement Carry Flag

Format

Opcode

Opcode	Clocks	Operation	Coding Example
F5	2	complement carry flag	Смс

Operation

 $\label{eq:constraint} \begin{array}{l} \text{if } CF = 1 \text{ then } do; \\ CF \leftarrow 0 \\ \text{else } do; \\ CF \leftarrow 1 \\ \text{end}, \end{array}$

Flags

 \sim

0 D I T S Z A P C

Description

CMC complements the carry flag, CF. No other flags are affected.

CMP—Compare Two Operands

Format

Memory/Reg with Reg

Opcode	ModRM	A		
Opcode	Clocks	Operation	Codir	ig Exémple
3A	3	ílags – Reg8 - Reg8	CMP	BL.CI.
3A	9 ▲ É A	flags ← Reg8 • Mem8	CMP	BL.BYTESOMETHING
38	3	flags ← Reg\$6 - Reg16	CMP	BX,CX
38	9 + E A	flags • Reg16 - Mem16	CMP	BX,WORDSOMETHING
38	9 + EA	flags - Memil - Regl	CMP	BYTESOMETHING, BL
39	9+EA	flags – Mem16 - Reg16	CMP	WORDSOMETHING, BX

Immed to AX/AL

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
3C	4	Fags + AL - Immed8	CMP AL.5
3D	4	Lags ← AX - Immed16	CMP AX,400H

Immed to Memory/Reg

		 	-	
Opcode	ModRM*		Data	1 1
-		 	·	

*--(Reg field = 111)

Opcode	Clocks	Operation	Cadir	ig Example
80	a.	flags ← Reg8 - Immed8	CMP	8_,32
50	10 + EA	flags ← Mem8 - Immeo8	CMP	BYTESOMETHING.32
81	4	'lags ← Reg16 - Immed16	CMP	BX,1234H
81	10 + EA	ʻlags ← Mem16⊸immec16	CMP	WORDSOMETHING, 1234H
83	4	flags ← Reg16 - Immed8	CMP	₿X,32
83	10 + EA	flags Mem16 Immed8	CMP	WORDSOMETHING 32
		(Immed & is sign-extended		
		before sub in last 2 cases)		

Operation

flags + LeftOpnd - RightOpnd

Flags

оріт S 🖄 АРС Х---ХХХХХ

Description

The flags are set by the subtraction of the right operand from the left operand. Neither operand is modified. A table of signed and unsigned comparisons supported by conditional jumps is provided under the 'Jeond' heading of this chapter.

CWD—Convert Word to Doubleword

Format Opcode

Opcode	Clocks	Operation	Coding Example
99	5	convert word in AX to doubleword in DX:AX	CWD

Operation

```
if (AX AND 8000H) = 8000H then do;

DX \leftarrow 0FFFFH

else do;

DX \leftarrow 0

end:
```

Flags

 \sim

~

0 D I T S Z A P C

Description

CWD converts the word in AX to a doubleword in DX:AX by sign extension of AX through DX. No flags are affected.

CWD

Format Opcode

Opcode	Clocks	Operation	Coding Example
27	4	adjust AL. Nags, AH	DAA

Operation

```
if (AL & 0FH) > 9 or AF - 1 then do:

AL + AL + 6

AF + 1

end:

if AL > 9F or CF = 1 then do;

AL + AL + 60H

CF + 1

end.
```

Flags

00ITSZAPC U---XXXXX

Description

DAA is used to correct the result of adding two bytes, each of which contains two packed BCD digits, in order to produce a packed decimal result. After the normal byte addition in AL, DAA tests the auxiliary carry flag (AF), which is set by a carry out of the low nibble of AL. If either the AF is set or the low nibble of AL is greater than 9, then the low nibble of AL is increased by 6 to produce the correct decimal digit, and the high nibble of AL is incremented, effecting the digit carry.

Whether this first adjustment is made or not, a second adjustment is made if AL is greater than 9FH or if the CF is set, indicating a carry out of the high digit. In this case, 60H is added to AL and the CF is set.

DAS—Decimal Adjust for Subtraction

Format	
--------	--

Opcode			
Opcode	Clocks	Operation	Coding Example
2F	4	adjust AL, flags, AH	DAS

Operation

```
if (AL & 0FH) > 9 or AF - 1 then do;

AL \leftarrow AL - 6

AF \leftarrow 1

end;

i1 AL > 9F \text{ or } CF = 1 \text{ then do},

AL \leftarrow AL - 60H

CF \leftarrow 1

end;
```

Flags

0 D I T S Z A P C U - - - X X X X X

Description

DAS is used to correct the result of subtracting two bytes, each of which contains two packed BCD digits, in order to produce a packed decimal result. After the normal byte subtraction in AL, DAS tests the auxiliary carry flag (AF), which is set by a carry out of the low nibble of AL. If either the AF is set or the low nibble of AL is greater than 9, then the low nibble of AL is reduced by 6 to produce the correct decimal digit.

Whether this first adjustment is made or not, a second adjustment is made if AL is greater than 9FH or the CF is set, indicating a borrow out of the high digit. In this case, 60H is subtracted from AL and the CF is set.

DEC—Decrement by 1

Format

Word Register

Opcode + reg

Opcode	Clocks	Operation	Coding Example

48+reg 2 Reg16 - Reg16 - 1

DEC RX

Memory/Byte Register

Opcode	ModRM*			
		· · · ·		
'(Reg lield = 001)				

Opcode	Clocks	Operation	Coding Example
LE	3	Reg8 · Aeg8 - I	DEC BL
FE	15 + EA	Mem8 ~- Mem8 - 1	DEC BYTESOMETHING
FF	15 + EA	Mem16 Mem16 - T	DEC WORDSOMETHING

Operation

Operand + Operand - 1

Flags

0 D J T 5 Z A P C X - - - X X X X -

Description

The operand is decremented by I.

DIV—Unsigned Division

Format

Memory/Reg with AX or DX:AX

Opcode ModRM*	
---------------	--

*--(Reg field = 110)

Opcode	Clocks	Operation	Coding Example
Fő	80-90	AH.AL- AX/Reg8	DIV BI
F6	(86-96) + EA	AH,AL + AX / Mem8	DIV BYTESOMETHING
F7	144-162	DX,AX + DX.AX / Reg16	DIV BX
F7	(150-168) + EA	DX,AX + DX:AX / Memtő	DIV WORDSOMETHING

Operation

```
if byte-operation then do;
 iI AX / divisor > 0FFH then INT 0;
  else do.
    AL + AX / divisor
                              1* unsigned division 11
    AH ← AX MOD divisor
                             /* unsigned modulo */
  end if:
                              1* word-operation *1
else du:
 if DX:AX / divisor > 0FFFFH then INT 0
 else do;
   AX ~ DX.AX / divisor
                             / * unsigned division */
   DX + DX:AX MOD divisor /* unsigned modulo */
 end if,
end il;
```

Flags

0 D I T S Z A P C U - - - U U U U U

Description

Depending on the opcode, either a word in AX is divided by a byte found in a register or memory location, or a doubleword in DX:AX is divided by a word register or memory location. A doubleword dividend is stored with its high word in DX and low word in AX, and the results are: DX gets the unsigned modulo, and AX gets the unsigned quotient. For a word dividend (byte divisor), the dividend is in AX and the results are: AH gets the unsigned modulo, and AL gets the unsigned quotient. In either case, if the result is too big to fit in the designated register (AX or AL) then an interrupt of type 0 is performed to allow the overflow to be handled.

ENTER—High Level Procedure Entry [iAPX 186]

For 186 clocks, see Appendix H.

Format

Opcode	DataL	DalaH	Leve	-
L				
Opcode	Operation		Cad	ling Example
C8	build new stack fr	ame	ENTER	NUMDYNS.LEXLVL
Operation				
left-operand -(SP) - BP: temp + SP; if display leve ropeat level -(SP) + end repeat; -(SP) + ter end if;	- 1 times; —(BP);	of dynamic stor	age neede	≥d by the roufine
BP ← temp: SP ← SP • num	nber of dynamics;			

Flags

N PLODITSZAPC

Description

ENTER is used to create the stack frame required by most block-structured highlevel languages. The first parameter specifies how many bytes of dynamic storage is to be allocated on the stack for the routine being entered, while the second corresponds to the lexical nesting level of the routine and determines how many stack frame pointers are copied into the new stack frame from the preceding frame. This list of pointers is also known as the DISPLAY. BP is used as the current stack frame pointer. ENTER first pushes BP and saves the address of the BP-save for later use. If the lexical level is greater than 0, then the list of outer frame pointers from the preceding frame is copied to the new frame, the stack is marked with the temporary holding the address of the top of this list, and BP is set to the current value of SP. Then the dynamics are allocated by subtracting the number of bytes of dynamics from SP.

ESC—Escape

Format

Opcode + i	ModRM		
Opcode	Clocks	Operation	Coding Example
D8 + i	8+ EA	data bus – (EA)	ESC 6, ARRAY
D8 + 1	2	data bus ← (EA)	ESC 20.AL

Operation

if mod ≠ 11 then data bus ↔ (EA) if mod = 11 then no operation

Flags

0 D I T S Z A P C

Description

The ESC instruction provides a mechanism by which other processors may receive their instructions from the 8086 instruction stream and make use of the 8086 addressing modes. The 8086 processor does no operation for the ESC instruction other than to access a memory operand and place it on the bus.

HLT—Halt

Format

Opcode]		
Opcode	Clocks	Operation	Coding Example
F4	2	hall operation	HLT

Operation

cease operation;

Flags

0 D I T S Z A P C

Description

The HLT instruction causes the 8086/8088 processor to enter its halt state. The halt state is cleared by an enable interrupt or reset.

 \sim

IDIV—Signed Division

Format

Γ

Memory/Reg with AX or DX:AX

Opcode	ModRM		
			 _

`—(Reg field =111)

Opcode	Clocks	Operation	Codi	ng Example
F6	101-112	AH,AL AX / Reg8	IDIV	BL
F6	(107-118) + EA	AH,AL - AX/Mem8	IDIV	BYTESOMETHING
F7	165-184	DX,AX DX.AX / Reg16	IDIA	8x
F7	(171-190) + EA	DX;AX ← DX;AX / Mem16	IDIV	WORDSOMETHING

Operation

```
if byte-operation then do;
 if AX / divisor > 7FH or AX / divisor + 80H then INT 0;
 else do.
    AL + AX / divisor
                              /* signed division */
    AH ← AX MOD divisor
                              1* signed modulo *1
 end if:
eise do.
                              1* word-operation 1/
 if DX:AX / divisor > 7FFFH or DX:AX / divisor + 8000H then INT 0:
 else do;
    AX ~ DX.AX / divisor
                              /* signed division */
    DX + DX.AX MOD divisor /* signed modulo */
 end if;
end if;
```

Flags

00ITSZAPC U---UUUUU

Description

Depending on the opcode, either a word in AX is divided by a byte in a register or memory location, or a dword in DX:AX is divided by a word register or memory location. A dword dividend is stored with its high word in DX and low word in AX, and the results are: DX gets the signed modulo, and AX gets the signed quotient. For a word dividend (byte divisor) the dividend is in AX, and the results are: AH gets the signed modulo, and AI. gets the signed quotient. In either case, if the result is too big to fit in the designated register (AX or AL) then an interrupt of type 0 is performed to allow the overflow to be handled.

IMUL—Signed Multiplication

For 186 clocks, see Appendix H.

Format

Memory/Reg with AL or AX

Opcode	ModRM*			
	⁺—(Reg	field = 101)		
Opcode	Clocks	Operation	Co	ting Example
¢6	80-98	AX - AL · Reg8	IMU	IL BL
F6	(86-104) + EA	AX ← AL ' Mem8	IMU	L BYTESOMETHING
F7	128-154	DX:AX ← AX * Reg16	IMU	IL BX
F7	(134-160) + EA	DX:AX + AX * Mem16	IMU	IL WORDSOMETHING

Mem/Reg * Immediate to Reg [iAPX 186]

Opcode	ModRM		Data	

Opcode	Operation	Coding Example
6B	Reg 16 + Reg 16 * Immed 8	IMUL BX,SI,5
6B	Reg 16 ~ Reg 16 * Immed 8	IMUL BX,5 (product → BX
6 B	Reg 16 ~ Mem 16 * Immed 8	IMUL BX,WORDSMTHING,5
69	Reg 16 + Reg 16 * Immed 16	1MUL BX,\$1,400H
69	Reg 16 + Reg 16 * Immed 16	IMUL BX.400H ,product→ BX
69	Reg 16 ← Mem 16 * Immed 16	IMUL BX,WORDSMTHING,400H

Operation

L

```
if byte-operation then do: /* byte operation, word result */

AX + AL * (Mem8 or Reg8);

if AH is a sign extension of AL then CY \leftarrow OF \leftarrow 0;

else CY \leftarrow OF = 1;

else if word-operation then do; // * word-operation, dword result */

DX:AX \leftarrow AX * (Mem16 or Reg16);

if DX is a sign extension of AX then CY \leftarrow OF \leftarrow 0;

else CY + OF \leftarrow 1;

else do; /* immed-operation, word result */

Reg16 \leftarrow Immed16 * (Mem16 or Reg16);

if product lits in destination register then CY \leftarrow OF \leftarrow 0;

else CY + OF \leftarrow 1;

end II;
```

Flags

0 D I T S Z A P C X - - ~ U U U U X

IMUL

Description

There are two types of integer (signed) multiplication in the ASM86, distinguishable by the types of operands and the precision of the result:

- 1. Multiply a byte memory or register operand by a byte in AL, producing a word result in AX (called 'byte-operation, word result' above).
- Multiply a word memory or register operand by a word in AX, producing a dword result in DX:AX (called 'word-operation, dword result' above).

There is a third type of integer (signed) multiplication in the iAPX 186, distinguishable by the types of operands and the precision of the result:

3. Multiply a word memory or register operand by a word (or byte, which will be sign-extended to a word) of immediate data, producing a word result in a register. This instruction uses the full capability of the MODRM byte; therefore the destination need not be the same register as contained the multiplicand. For example, IMUL BX,SI,5 will multiply the contents of the SI register by 5 and leave the (word) result in BX (called 'immed-operation, word result' above).

IN-Input Byte, Word

Format

Fixed port

Opcode	Port		
Opcode	Clocks	Operation	Coding Example
E4	10	AL + Port8	IN AL, BYTEPORTNUMBER
E5	10	AX + PortB	IN AL, BYTEPORTNUMBER

Variable port

Opcode					
Opcode	Clocks	Operation	Coding Example		
EC	8	AL - Port16(in DX)	IN AL,DX		
ED	в	AX - Port16(in DX)	IN AX,DX		

Operation

if fixed-port then portnumber in instruction; $0 \le portnumber \le 0FFH;$ else portnumber in DX; $0 \le portnumber \le 0FFFFH;$ end if; if byte-input then AL + ioport[portnumber]. else AX ← ioport[portnumber];

Flags

ODITSZAPC - - - - - - - -

Description

IN transfers a byte or word from the specified input port to AL or AX. Use of the fixed port format allows access to ports 0 through FF, and encodes the port number in the instruction. To use the variable port format you load the DX register with a 16 bit port number and then code the mnemonic 'DX' in place of a constant port number. This format allows access to 64k ports.

INC—Increment By 1

Format

Word Register

Opcode + reg

Opcode	Clocks	Operation	Coding Example
40 + reg	2	Reg16 ← Reg16 + 1	INC BX

Memory/Byte Register

	r	 	 	
Opcode	ModRM'			
		 	 	_

Opcode	Clocks	Operation	Coding Example
FE	3	Aeg8 - Reg8 + 1	INC BL
FF	15 + E.A	Mem8 • Mem8 + 1	INC BYTESOMETHING
FF	15 + EA	Mem16 - Mem16 + 1	INC WORDSOMETHING

Operation

Operand + Operand + 1

Flags

0 D I T S Z A P C X - - - X X X X -

Description

The operand is incremented by 1.

INT/INTO-Interrupt

Format

Opcode	type		
Opcode	Clocka	Operation	Coding Example
cç	52	Interrupt 3	INT 3
CD	51	Interrupt "type"	INT 5
CE	53 or 4	Interrupt 4 if FLAGS OF 1, else NOP	INTO

Operation

 $\begin{array}{l} SP + SP - 2 \\ -(SP) \leftarrow FLAGS \\ IF \leftarrow 0 \\ TF \leftarrow 0 \\ SP - SP - 2 \\ -(SP) + CS \\ CS \leftarrow TYPE + 4 + 2 \\ SP \leftarrow SP + 2 \\ -(SP) \leftarrow IP \\ IP \leftarrow TYPE + 4 \end{array}$

Flags

0 D ! T S Z A P C - - 0 0 - - - - -

Description

INT pushes the flag registers (as in PUSHF), clears the TF and IF flags, and transfers control with an indirect call through any one of the 256 vector elements. The one-byte form of this instruction generates a type 3 interrupt.

INTO pushes the flag registers (as in PUSHF), clears the TF and IF flags, and transfers control with an indirect call through vector element 4 (location 10H) if the OF flag is set (trap on overflow). If the OF flag is clear, no operation takes place.

IRET—Return from Interrupt

Format

Opcode			
Opcode	Clocks	Operation	Coding Example
ĊF	24	Return from interrupt	IRET

Operation

 $IP \leftarrow (SP) + +$ $SP \leftarrow SP + 2$ $CS \leftarrow (SP) + +$ $SP \leftarrow SP + 2$ $FLAGS \leftarrow (SP) + +$ $SP \leftarrow SP + 2$

Flags

0 D I T S Z A P C x x x x x x x x x x

Description

IRET returns control to an interrupted routine by transferring control to the return address saved by a previous interrupt operation and restoring the saved flag registers (as in POPF).

Jcond—Jump on Condition

Operation

if condition is true then do;

sign-extend displacement to 16 bits; $IP \leftarrow IP + sign-extended displacement;$ end if,

Format

Opcode		Disp
Opcode	Clocks	Operation
77	16 or 4	jump if above
73	16 or 4	jump if above or equal
72	16 or 4	jump if below
76	16 or 4	jump if below or equal
72	16 or 4	jump if carry set
74	16 or 4	jump if equal
7F	16 or 4	,ump if greater
7D	16 or 4	jump if greater or equal
7C	16 or 4	μmp if iess
7E	16 or 4	jump if less or equal
75	16 or 4	jump if not above
72	15 or 4	jump if neither above nor equal
73	16 or 4	jump if not below
77	16 or 4	jump if neither below nor equal
73	16 or 4	jump if no carry
75	16 or 4	jump if not equal
7E	16 or 4	jump if not greater
7C	16 Cr 4	jump if neither greater nor equal
7D	16 or 4	
7 F	16 or 4	
71	16 or 4	jump if no overflow
7B	16 or 4	jump if no parity
79	16 or 4	jump if positive
75	16 or 4	jump if not zero
70	16 or 4	jump it overflow
7A	16 or 4	jump if panty
7A	16 or 4	jump il parity even
7B	16 or 4	jump if parity odd
78	16 or 4	jump if sign
74	16 or 4	jump if zero
E3	18 or 6	jump if CX is zero (does not test flags)

Coding Example

JA	TARGETLABEL (CF OR ZF) ≁0
JAE	TARGETLABEL CF~0
JB	TARGETLABEL CF = 1
J₿E	TARGETLABEL (CF OR ZF)-1
JC	TARGETLABEL CF = 1
JE	TARGETLABEL ZF-1
JG	FARGETLABEL ((SF XOR OF) OR
	ZF)-0
JGE	TARGETLABEL (SF XOR OF) = 0
JL	TARGETLABEL (SF XOR OF): 1
JLE	TARGETLABEL ((\$F XOR OF) OR
	ZF) ~1
JNA	TARGETLABEL (CF OR ZF)=1
JNAE	TARGETLABEL CF = 1
JNB	TARGETLABEL CF=0
JNBE	TARGETLABEL (CF OR ZF)=0
JNC	TARGETLABEL OF - 0
JNE	TARGETLABEL ZE-2
JNG	TARGETLABEL ((SF XOR OF) OR
	ZF)=+1
JNGE	TARGETLABEL (SF XOR OF) – 1
JNL	TARGETLABEL (SF XOR OF) =0
3NLE	TARGETLABEL ((SF XOR OF) OR
	ZF)-0
JNO	TARGETLABEL OF = 0
JNP	TARGETLABEL PF = 0
JNS	TARGETLABEL SF D
JNZ	TARGETLABEL ZF = 0
10	TARGETLABEL OF 1
JP	TARGETLABEL PF = 1
JPE	TARGETLABEL PF – 1
JPO	FARGETLABEL PF 0
JS	TARGEILABEL SF = 1
JZ	TARGETLABEL ZF-1

JCXZ TARGETLABEL

Flags

D D 1 T S Z A P C

Jcond

Description

Conditional jumps (except for JCXZ, explained below) test the flags, which presumably have been set in some meaningful way by a previous instruction. Because there are, in many instances, several meaningful and useful ways to interpret a particular state of the flags, ASM86 allows different mnemonics for each interpretation to resolve to the same op-code. This means that some op-codes are, in effect, synonyms for others. As an example, consider that a programmer who has just compared a character to another in AL might wish to jump if the two were equal (JE), while another who had just ANDed AX with a bit field mask would prefer to consider only whether the result was zero or not (he would use JZ, a synonym for JE).

JCXZ differs from the other conditional jumps in that it actually tests the contents of the CX register for zero, rather than interrogating the flags. This instruction is useful following a conditionally repeated string operation (REPE SCASB for example) or conditional loop instruction (such as LOOPNE TARGETLABEL), both of which may terminate for either of two reasons. These instructions implicitly use a limiting count in the CX register, and looping (or repeating) ends either when the CX register goes to zero or when the condition specified in the instruction (flags indicating equals in both of the above cases) occurs. JCXZ is useful when the two terminations must be handled differently.

In every case, if the condition specified in the conditional jump is true, the signed displacement byte is sign extended to a word and added to the IP, which has been updated to point to the first byte of the next instruction. This limits the range of the conditional jump to 127(decimal) bytes beyond and 126 bytes before the instruction (remember, the IP was incremented by 2 to point to the next instruction before the displacement was added).

JMP-Jump

Format

Within segment or group, IP relative

Opcode	DispL	DispH	
Opcode	Clocks	Operation	Coding Example
E9	15	IP ← IP + Disp16	JMP NEAR LABEL FOO
EB	15	(P + UP + Disp8	JMP SHORTNR LAB FOO
		(Disp8 sign-extended)	

Within segment or group, Indirect

Opcode	ModRM	<u>۳</u>	
	·(Re	g field = 100)	
Opcode	Clocks	Operation	Coding Example
FF	11	IP - Reg16	JMP SI
FF	18-EA	IP ← Mem16	JMP WORD PTR St
F F	18 + EA	IP ← Mem 16	JMP POINTER TO FF

Operation

```
if IP-relative then do;

I short then sign-extend Disp8 to Disp16;

IP ← IP + Disp16,

else do;

IP ← (EA),

end if;
```

Flags

0 D I T S Z A P C

Description

There are two types of within-segment jumps: one which is IP-relative and is specified by the use of a NEAR label as the target address; and one in which the target address is taken from a register or variable pointer without modification (i.e. is NOT IP-relative). In the first case, the displacement—which is relative to the first byte of the next instruction—may be either a full word or a byte which will be signextended to a word.

The second case is specified when the operand is any (16-bit) general, base, or index register—as in JMP AX, JMP BP, or JMP DL, respectively—or when the operand is a word-variable, as in JMP WORD PTR [BP], or JMP CS:CASE_TABLE[BX] (assuming that CASE_TABLE was defined as an array of word pointers). When the effective address is a variable, as in the preceding two examples, DS is the implied segment register for all EA's not using BP. Note especially the difference between JMP BX and JMP [BX]. In the first jump the new IP is taken from a register, while in the second it comes from a word variable which is pointed at by the register.

JMP

Inter-segment or group, Direct

Opcode	offset	offsei	segbase	segbase]
Opcode	Clocks	Operation		Coding Example	e
EA	15	CS — segbase IP ← offset		JMP FARLA	BEL_FOO

Operation

CS + segbase IP + olfset

Flags

0 D I T S Z A P C

Inter-segment or group, Indirect

Opcode	
	(Reg field = 101)

Opcode	Clocks	Operation	Coding Example
FF	24 + EA	CS ⊢ segbase IP ← offset	JMP CASE TABLE(BX)

Operation

CS -- EA.segbase; IP -- EA.ofísel;

Flags

0 D I T S Z A P C

Description

The long jumps transfer control using both an offset and paragraph number (segbase), which may be either included in the instruction itself or found in a DWORD variable.

LAHF --- Load AH From Flags

Format

Opcode]		
Opcode	Clocks	Operation	Coding Example
9F	4	copy low byte of flags word to	LAHF
		АН	

Operation

AH + SF:ZF:X:AF.X:PF:X:CF *I** 'x' indicates non-specified bit value **I*

Flags

0 D J T S Z A P C

Description

The Sign, Zero, Auxiliary carry, Parity, and Carry Flags are transferred to AH in the following format:

~

SF goes to AH bit7 ZF goes to AH bit6 AF goes to AH bit4 PF goes to AH bit2 CF goes to AH bit0

The remaining bits are indeterminate. No flags are altered.

LDS/LES-Load Pointer to DS/ES and Register

Format

Opcode	ModRM			
Opcode	Clocks	Operation	Cadi	ng Example
C4	16+EA	dword pointer at EA goes to reg16 (1st word) and ES (2nd word)	LES	BX, DWORDPOINTER
C5	16 + E A	dword pointer at EA goes to reg16 (1st word) and DS (2nd word)	LDS	BX, DWORDPOINTER

Operation

Reg16 ← Mem16 @ EA	I* offset part of Virtual Address DWord */
DS (or ES) ← Mem16 @ EA + 2	I* selector part of Virtual Address DWord */

Flags

0 D I T S Z A P C

Description

The double word in the memory location designated by the effective address and 3 successive bytes is treated as two word operands. The first of these in EA:EA+1 is the offset part of the pointer and is loaded into the designated word-register. The second word, at EA+2:EA+3, is the paragraph number (segment base) of the address, and is loaded into the DS or ES register.

LEA—Load Effective Address

Format

Opcode	ModAM		
Opcode	Clocks	Operation	Coding Example
8D	2+ EA	Reg15 - EA	LEA BX,SOMEVARIABLE (SI)

Operation

if EA = register then UDtrap; else Reg 16 + offset(EA)

Flags

0 D I T S Z A P C

Description

The effective address of the memory operand is put in the specified register. You should use this instruction only if EA requires run time calculation, i.e., has indexing with index or base register. Otherwise, you should use MOV reg, OFFSET variable.

LEAVE—High Level Procedure Exit [iAPX 186]

For 186 clocks, see Appendix H.

Format

Opcode

Opcode	Operation	Coding Example	
C9	release current stack frame and return to prior frame.	LEAVE	

Operation

SP • BP;	1* burn off dynamics and display 1/
BP ← (SP) + + ;	I* recover old frame pointer "I

Flags

N PL O D I T S Z A P C

Description

LEAVE is the complementary operation to ENTER, and reverses the effects of that instruction. By copying BP to SP, 1.EAVE releases all the stack space used by a routine for its dynamics and display. The old frame pointer is now popped into BP, restoring the caller's frame, and a subsequent RET xx instruction will follow the back link and remove any arguments pushed on the stack for the exiting routine.

LOCK—Assert Bus Lock

Format

Opcode					
Opcode	Clocks	Operation	Coding Example		
FO	?	assent the bus lock next instruction	LOCK XCHG AX.SEMAPHORE		
Operation None.					
Flags					

O D I T S Z A P C

Description

A special one-byte lock prefix may precede any instruction. It causes the processor to assert its bus-lock signal for the duration of the operation caused by the instruction. In multiple processor systems with shared resources it is necessary to provide mechanisms to enforce controlled access to those resources. Such mechanisms, while generally provided through software operating systems, require hardware assistance. A sufficient mechanism for accomplishing this is a *locked exchange* (also known as test-and-set-lock).

It is assumed that external hardware, upon receipt of that signal, will prohibit hus access for other bus masters during the period of its assertion.

The instruction most useful in this context is an exchange register with memory. A simple software lock may be implemented with the following code sequence:

Check:	MOV	AL,1	;set AL to 1 (implies locked)
LOCK	XCHG	Sema,AL	test and set lock
	TEST	AL, AL	;set flags based on AL
	JNZ	Check	;retry if lock already set
	ŇOV	Sema,0	;clear the lock when done

The LOCK prefix may be combined with the segment override and/or REP prefixes, although the latter has certain problems. (See REP.)

LOOP/LOOPE/LOOPNE/ LOOPZ/LOOPNZ—Loop Control

Format

Opcode	Disp		
Opcode	Clocks	Operation	Coding Example
E1	18 or 6	dec CX: loop if equal and CX not0	LOOPE TARGETLABEL
E0	19 or 5	dec CX, loop if not equal and CX not 0	LOOPNE TARGETLABFI
E1	18 or 6	dec CX, 160p if zero and CX not 0	LOOPZ TARGETLABEL
E0	19 01 5	dec CX, loop if not zero and CX not 0	LOOPNZ TARGETLABEL
E2	17 or 5	dec CX; loop if CX not 0	LOOP TARGETLABEL

Operation

CX + CX - 1;

```
if (condition is true) and (CX <> 0) then do;
sign-extend displacement to 16 bits;
IP ← IP + sign-extended displacement;
end if;
```

Flags

O D I T S Z A P C

Description

The LOOP instructions are intended to provide iteration control and combine loop index management with conditional branching. To use the LOOP instruction you load an unsigned iteration count into CX, then code the LOOP at the end of a series of instructions to be iterated. Each time LOOP is executed the CX register is decremented and a conditional branch to the top of the loop is performed. The five variants of the instruction (LOOP, LOOPE, LOOPZ, LOOPNE, and LOOPNZ) allow branching on three sets of conditions, since two pairs of variants are synonymous. Conditions for branching are:

LOOP	branches if CX non-zero after decrementing;
LOOPZ, LOOPE	branch if CX non-zero and ZF = 1:
LOOPNZ, LOOPNE	branch if CX non-zero and ZF = 0.

In every case, if the condition specified in the conditional loop is true, the signed displacement byte is sign extended to a word and added to the IP, which has been updated to point to the first byte of the next instruction. This limits the range of the conditional loop to 127 (decimal) bytes beyond and 126 bytes before the instruction (remember, the IP was incremented by 2 to point to the next instruction before the displacement was added).

MOV—Move Data

Format

Memory/Reg to or from Reg

Opcode	ModRM	<u> </u>	
Opcode	Clocks	Operation	Coding Example
88	9+EA	Mam8 – Reg8	MOV BYTESOMETHING, AL
88	2	Regå · Reg8	MOV BL,AL
88	9+EA	Mem 16 + Reg 16	MOV WORDSOMETHING, AX
89	2	Reg16 ← Reg16	MOV BX,AX
84	8 + EA	Reg8 ← Mem8	MOV AL, BYTESOMETHING
88	8 + EA	Reg16 - Mem16	MOV AX.WORDSOMETHING

Direct-Addressed Memory to or from AX/AL

Opcode	AddrL	AddrH	
Opcode	Clocks	Operation	Coding Example
AQ	10	AL ← Memß	MOV AL, BYTESOMETHING
A1	10	AX + Mem16	MOV AX, WORDSOMETHING
A2	10	Mem8 + AL	MOV BYTESOMETHING, AL
A3	10	Mem16 + AX	MOV AX.WORDSOMETHING


Immed to Reg

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
80+те д	4	Reg 8 ~ Immed8	MOV CL.5
B8 + reg	4	Reg16 - Immed16	MOV SI,400H

Immed to Memory/Reg

Opcode	ModRM	<u>•</u>		Data
	•(Re	g field = 000)		
Opcode	Clocks	Operation	Codir	ng Example
C6	a	Reg8 + Immed8	моч	BL.32
C6	10 + EA	Mem8 – Immed8	MOV	BYTESOMETHING, 32
Ċ7	4	Reg16 ← Immed16	MOV	BX,1234H
C7	10 + EA	Mem16 ← Immed16	MOV	WORDSOMETHING, 1234H

Memory/Reg to or from SReg



*-(Reg field = SReg)

MOV

Opcode	Clocks	Operation	Coding Example
8C	9+EA	Mem16 - SReg	MOV WORDSOMETHING.DS
8C	2	Reg16 - SReg	MOV AX,DS
8E	B+EA	SReg* - Mem16	MOV DS,WORDSOMETHING
8E	2	SReg* - Reg16	MOV DS.AX

*CS not allowed

Operation

LeftOpnd - RightOpnd

Flags

0 0 1 T S Z A P C

- - - - - - - - -

Description

The right operand (source) is copied to the left operand (destination). The right operand is not modified. No flags are affected.

MUL—Unsigned Multiplication

Format

Memory/Reg with AL or AX

Opcode	ModRM*
	*—(Reg field = 100)

Opcode	Clocks	Operation	Coding Example	
F6	70-77	AX ~ AL * Reg8	MUL BL	
F6	(76-83) + EA	AX ~ AL ' Mem8	MUL BYTESOMETHING	3
F7	118-133	DX-AX + AX * Reg16	MUL BX	
F7	(124-139) + EA	DX.AX + AX Mem16	MUL WORDSOMETHIN	G

Operation

```
if byte-operation then do; /* byte operation, word result */

AX ← AL * (Mem8 or Reg8);

if AH = 0 then CY ← OF ← 0;

else CY ← OF ← 1;

else if word-operation then do; /* word-operation, dword result */

DX:AX ← AX * (Mem16 or Reg16);

if DX = 0 then CY ← OF ← 0;

else CY ← OF ← 1;

end if;
```

Flags

0 D I T S Z A P C X - - - U U U U X

Description

There are two types of unsigned multiplication in the 8086/8088, distinguishable by the types of operands and the precision of the result:

- 1. Multiply a byte memory or register operand by a byte in AL, producing a word result in AX (called 'byte-operation, word result' above).
- Multiply a word memory or register operand by a word in AX, producing a dword result in DX:AX (called 'word-operation, dword result' above).

In both types of multiply the carry and overflow flags are used to signal whether the product has exceeded the precision of the operands which produced it. Thus, when multiplying two bytes, if the product is larger than can be expressed in a byte (i.e. prod > 256.) then the CY and OF flags will be set; otherwise, they will be cleared.

NEG-Negate an Integer

Format

Memory/Reg

Opcode	ModRM*			
		<u> </u>	 	_

*-(Reg field = 011)

Opcode	Clocks	Operation	Coding Example
F6	3	Reg8 ← 00H - Heg 8	NEG BL
F7	з	Heg16 + 0000H - Heg16	NEG BX
F6	16 + EA	Mem8 ← 00H Mem8	NEG BYTESOMETHING
F7	16 + EA	Mem16 ← 0000H - Mem16	NEG WORDSOMETHING

Operation

Operand + 2's complement of Operand

Flags

0 D I T S Z A P C x - - x x x x 1*

'except when operand is zero, then CF $\leftarrow 0$

Description

The two's complement of the register or memory operand replaces the old operand value.

NOP—No Operation									
Format	Format								
Opcode									
Opcode	Clocks	Operation	Coding Example						
90	3	no operation	NOP						
Operation	I								
Perform no	operation.								
Flags									

0 0 1 T S Z A P C

Description

NOP is a one-byte filler instruction which takes up space but affects none of the machine context except IP.

 \sim

NOT-Form One's Complement

Format

Memory/Reg

Opcode	Mod RM*				
(Reg field = 010)					

Opcode	Clocks	Operation	Goding Example
F6	3	Reg8 ← 0FFH - Reg8	NOT BL
F6	16 + EA	Mem8 - OFFH - Mem8	NOT BYTESOMETHING
F7	3	Reg16 • OFFFFH - Reg16	NOT BX
F7	16 + EA	Mem16 • 0FFFFH - Mem16	NOT WORDSOMETHING

Operation

Operand + one's complement of Operand

Flags

D D I T S Z A P C

Description

The operand is inverted, that is, every 1 becomes a 0 and vice versa.

OR—Logical Inclusive OR

Format

Memory/Reg with Reg

Opcode	ModRM	и	
Opcode	Clocks	Operation	Coding Example
0A	3	Reg8 - Reg8 OR Reg8	OR BL.CL
0A	9+EA	Reg8 - Reg8 OR Mem8	OR BL, BYTESOMETHING
08	3	Reg16 + Reg16 OR Reg 16	OR BX,CX
08	9+ EA	Reg16 ~ Reg16 OR Mem16	OR BX,WORDSOMETHING
08	16 + EA	Мемв Мелв ОЯ Ведв	OF BYTESOMETHING, BL
09	16 + EA	Mem 16 - Mem 16 OR Reg 16	OR WORDSOMETHING.BX

Immed to AX/AL

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
ΰG	4	AL ~ AL OR Immed8	OF ALS
٥D	4	AX ~ AX OR Immed16	OR AX,400H

Immed to Memory/Reg

Opcode	ModRM	4.	Da:a]
	⁺—(Re	g field = 001)		
Opcode	Clocks	Operation	Coding Example	

80	4	Reg8 – Reg8 OR . mmed8	OR	BL,32
80	17 + ÉA	Mem8 – Mem8 OR Immed8	OR	BYTESOMETHING,32
81	4	Reg16 ← Reg16 OR Immed16	OR	BX.1234H
81	17 + EA	Memitia - Memita OR Immedita	OR	WORDSOMETHING.1234H

Operation

LeftOpnd + LeftOpnd or RightOpnd OF + CF + 0

Flags

OD: TSZAPC 0 - - - X X U X D

Description

The inclusive OR of two operands replaces the left operand. The carry and overflow flags are cleared.

OUT—Output Byte, Word

Port

Format

Fixed port

Opcode

Opcode	Clocks	Operation	Coding Example
E6	10	Port8 - AL	OUT BYTEPORTNUMBER AL
E7	10	Port8 + AX	OUT BYTEPORTNUMBER AX

Variable port

Opcode			
Opcode	Clocks	Operation	Coding Example
ÉE	8	Port16 (in DX) — AL	OUT DX.AL
EF	8	Port16 (in DX) $\leftarrow AX$	OUT DX.AX

Operation

il fixed-port then portnumber in instruction; $0 \le portnumber \le 0FFH;$ else portnumber in DX; $0 \leq portnumber \leq 0FFFFH$: end if; if byte-output then ioport(portnumber) + AL; else ioport[portnumber] - AX;

Flags

ODITSZAPC - - -_ _ _

Description

OUT transfers a byte from AL or a word from AX to the specified output port. Use of the fixed port format allows access to ports 0 through FF, and encodes the port number in the instruction. To use the variable port format you load the DX register with a 16 bit port number and then code the mnemonic 'DX' in place of a constant port number. This format allows access to 64k ports.

.

Format				~
Word Memo	ry			
Opcode	ModRN	(•		
'(Reg field=)	000)			
Opcode	Clocks	Operation	Coding Example	
8F	17 + EA	Mem16 ← (SPI++	POP WORDSOMETHING	
Word Registe	er			
Opcode + reg				
Opcode	Clocks	Operation	Coding Example	
58 + reg	8	$\text{Reg16} \leftarrow (S^p) + +$	POP BX	
segment Reg	ister			-
Dpcode + SReq	-			
Opcode	Clocks	Operation	Coding Example	
07 + (SReg18)	8	SReg · (SP)++	POP DS	
Operation				
)perand ← TOS ;P ← SP + 2;	S,			
lags				
DJTS	ZAPC			
Description				
-				~

The word on the top of the stack replaces the previous contents of the memory, register, or segment register operand. The stack pointer is incremented by 2 to point to the new top of stack.

If the destination operand is a segment register, the value POPed will be a paragraph number,

POP CS is NOT allowed.

POPA—Pop All Registers [iAPX 286]

For 186 clocks, see Appendix H.

Format

Opcode

Opcode

Coding Example

61

restore registers from

Operation

the stack

POPA

Operation

```
 \begin{array}{l} \mathsf{DI} \leftarrow (\mathsf{SP}) + + \,; \\ \mathsf{SI} \leftarrow (\mathsf{SP}) + + \,; \\ \mathsf{BP} \leftarrow (\mathsf{SP}) + + \,; \\ \mathsf{SP} \leftarrow \mathsf{SP} + 2 \,; \\ \mathsf{SP} \leftarrow \mathsf{SP} + 2 \,; \\ \mathsf{BX} \leftarrow (\mathsf{SP}) + \,; \\ \mathsf{OX} \leftarrow (\mathsf{SP}) + \,; \\ \mathsf{OX} \leftarrow (\mathsf{SP}) + \,; \\ \mathsf{AX} \leftarrow (\mathsf{SP}) + \,; \\ \end{array}
```

Flags

N PL O D 1 T S Z A P C

Description

POPA restores the registers pushed by PUSHA, except that the SP value is ignored.

POPF-Pop the TOS into the Flags

Format

Opcode

Opcode	Clocks	Operation

9D	B	FLAGS •	(SP) +	ł

Operation

Flags - TOS; SP · SP + 2;

Flags

0 0 I T S Z A P C x x x x x x x x x x

Description

The TOS is copied to the Flags and the stack pointer is incremented by 2 to point to the new top of stack. Bit position to flag assignments are:

Coding Example

POPF

 $\begin{array}{rcl} OF & \leftarrow bit 11 \\ DF & \leftarrow bit 10 \\ IF & \leftarrow bit 9 \\ TF & \leftarrow bit 8 \\ SF & \leftarrow bit 7 \\ ZF & \leftarrow bit 6 \\ AF & \leftarrow bit 6 \\ AF & \leftarrow bit 2 \\ CF & \leftarrow bit 0 \end{array}$

PUSH—Push a Word Onto the Stack

For 186 clocks, see Appendix H.

Format Memory/Re	cg					
Opcode	ModRM	·	\square	7		
	· ·—(Reç	i field=110)	<u> </u>			
Opcode	Clocks	Operation			Coding	j Example
ΓF	16 I EA	(SP) r Mem18			PUSH	WORDSOMETHING
Word Regis	_					
Opcode	Clocks	Operation			Coding	j Example
50 + reg	11	(SP) • Reg16			PUSH	BX
Word Imme	diate [iAPX	186)]			
Opcode	Operatio	in .	Co	ding Ex	ample	
6A	(SP) • Imm (sign extend		PUSH	5		
68	–(SP) ← Imn		PUSH	400H		
Segment Re Opcode+SR	_					
Opcode	Clocks	Operation			Coding	Example
06+(SReg*8)	10	$(SP) \leftarrow SReg$			PUSH	DS

Operation

SP ← SP - 2; TOS ← Operand;

PUSH

Flags

0 D I T S Z A P C

Description

The stack pointer is decreased by 2 and the word operand is copied to the new top of stack.

 \sim

PUSHA—Push All Registers [iAPX 186]

For 186 clocks, see Appendix H.

Format

Opcode

Opcode

60

save registers on the stack

Operation

PUSHA

Coding Example

Operation

Flags

N PL O D I T S Z A P C

Description

PUSHA saves the registers noted above on the stack.

PUSHF—Push the Flags to the Stack

Format

Opcode

Opcode	

Clocks

10

9Ç

 Coding Example

~~

PUSHE

Operation

 $SP \leftarrow SP - 2;$ TOS \leftarrow Flags;

Flags

0 0 1 T S Z A P C - - - - - - - - -

Description

The stack pointer is decremented by 2 and the flags are copied to the new top of stack. Flag to bit position assignments are:

Dif 11 + OF bit 10 + DF bit 9 + IF bit 8 + TF bit 7 + SF bit 6 + ZF bit 4 + AF bit 2 + PF bit 0 + CF

RCL—Rotate Left Through Carry

For 186 clocks, see Appendix H.

Format

Memory or Reg by I

Opcode	ModRM*		_	
		 		_

----(Reg field = 010)

Opcode	Clocks	Operation	Coding Example
_			
Do	2	rotate Reg 8 by 1	RCL BL,
D0	15 + E A	rotate Mem8 by 1	RCL BYTESOMETHING,1
D1	2	rotate Reg 16 by 1	RCL BX.1
D1	15 + FA	rolate Mem16 by 1	RCL WORDSOMETHING 1

Memory or Reg by couns in CL

Opcode	ModRM		

*---(Reg field = 010)

Opcode	Clocks	Operation	Codi	ng Example
D2	B+4/bi1	rotate Reg8 by CL	RCL	BL.CL
D2	20 + EA + 47 bit	rotate Mem8 by CL	RCL	BYTESOMETHING, CL
03	8+4/01	rotate Reg16 by GL	RCL	BX CL
03	20 + EA + 4/bit	rotate Mem16 by CL	ACL	WORDSOMETHING,CL

Mem or Reg by [mmed8 [iAPX 186]

Opcode	Mod RM*	count
	(Regifield = 011)	
Opcode	Operation	Coding Example
C0	rotate Reg8 by immed8	RCL BL,5

RUL	DL,3
RCL	BYTESOMETHING,5
RCL	6X,5
RCL	WORDSOMETHING,5
	RCL RCL

Operation

 $C\mathbf{0}$

C1

C1

if variable-bit-rotate then count=CL or count=Immed8; else count=1; do until count=0 lempof ← CF; CF ← high-order-bit of operand; operand = operand * 2 + tempol; count ← count - 1.

RCL

```
end do;

if not variable-bit-rotate then do,

if high-order-bit of operand <> CF then OF + 1;

else OF • 0;

end if;
```

Flags

0 D I T S Z A P C x - - - - - - X

Description

The register or memory operand is rotated left through the CF according to the shift count, which may be either a fixed count of 1 or a variable count that has been loaded into the CL register. If the shift count is 1, the overflow flag is set if the high bit of the rotated operand differs from the resulting carry flag. Only CF and OF are affected.

RCR—Rotate Right Through Carry

For 186 clocks, see Appendix H.

Format

Memory or Reg by 1

Opcode		ModRM	•		
—(Reg field = 01) field = 011)			
	Opcode	Clocks	Operation	Codin	g Example
	D0	2	rotate Reg8 by 1	RCR	8L .1
	D0	15 + EA	rolate Mem8 by 1	RCH	SYTESOMETHING,1
	D1	2	rolate Reg16 by 1	RCA	BX.1
	D1	15 + EA	rotate Mom16 by 1	RCR	WORDSOMETHING.1

Memory or Reg by count in CL

Opcode	ModRM		


1-(Reg field - 011)

Opcode	Clocks	Operation	Coding Example
D2	B+4/bit	rotate Reg8 by CL	RCA BL.CL
D2	20 + EA + 4/ bit	rotate Mem8 by CL	RCR BYTESOMETHING,CL
03	8 + 4) bit	rotate Reg16 by CL	RCR BX_CL
D 3	20 + EA + 4/ bit	rotate Mem16 by CL	RCR WORDSOMETHING.CL

RCR BX,5

ACR WORDSOMETHING,5

Mem or Reg by Immed8 [iAPX 186]



Operation

C1

C1

if variable-bit-rotate then count=CL or count=Immed8; else do; count=1; if high-order-bit of operand <> CF then OF ← 1; else OF ← 0; end if; do until count=0 tempcf ← CF; CF ← Iow-order-bit of operand;

rotate Reg16 by Immed8

rotate Mem16 by Immed8

RCR

```
operand + operand / 2,
high-order-bit of operand + tempot;
count + count - 1;
end do;
```

Flags

0 D I T S Z A P C X - - - - - · X

Description

The register or memory operand is rotated right through the CF according to the shift count, which may be either a fixed count of 1 or a variable count that has been loaded into the CL register. If the shift count is 1, the overflow flag is set if the high bit of the un-rotated operand differs from the original carry flag. Only CF and OF are affected.

REP/REZ/REPE/REPNE/REPNZ—Repeat Prefix

Format

Opcode

Opcode	Clocks	Operation	Coding Example
F3	2	repeat next instruction until CX-0	REP MOVSB
F3	2	repeal next restruction until	REPE SCASB
		CX-0 or ZF-1	REPZ SCASB
F2	2	repeat next instruction until	REPNE SCASB
		CX-0 or ZF 0	REPNZ SCASB

Operation

do while CX <> 0;

I* acknowledge pending interrupts *I

It perform string operation in subsequent byte 1

 $CX \leftarrow CX - 1; \ / " \text{ does not affect flags "} /$

if string operation = SCAS or CMPS and

ZF <> repeat condition then undo; end do:

ciid 00,

Flags

0 D J T S Z A P C - - - - - - - - -

Description

The REP prefix causes a succeeding string operation to be repeated until the count in CX goes to zero (REP causes CX to be decremented after each repetition of the string op). If the string operation is either SCAS or CMPS (or a variant of those such as SCASB...) then the ZF is compared to the repeat condition after the string op is performed, and the repeat is terminated if the ZF does not match the condition. For example, REPE SCASB will scan a string, comparing each byte to the AL register, as long as the ZF is 1, indicating 'EQUAL'.

REP, REPE, and REPZ are synonymous, as are REPNZ and REPNE.

Execution of the repeated string operation will not resume properly following an interrupt if more than one prefix is present preceding the string primitive. Execution will resume one byte before the primitive (presumably where the repeat resides), thus ignoring the additional prefixes.

RET—Return From Subroutine

Format

Opcode

Opcode	Clocks	Operation	Coding Example
C3	6	intra-segment return	RET
CB	18	inter-segment return	PET

Return and add constant to SP

Opcode	DataL	DataH	
Opcode	Clocks	Operation	Coding Example
C2 CA	12 17	intra-segment rel and add inter-segment ret and add	RET 8 RET 8

Operation

P + (SP) + +; SP + SP + 2;if intersegment then CS + (SP) + +; SP + SP + 2;if add immediate to SP then SP + SP + immediate constant;

Flags

D D I T S Z A P C

Description

RET transfers control through a back-link on the stack, reversing the effects of a CALL instruction. If the intra-segment RET is used, the back-link is assumed to be just the return-IP, while inter-segment RETs assume both IP and CS are on the stack. RETs may optionally add a constant to the stack pointer, effectively removing any arguments to the called routine which were pushed prior to the CALL.

ROL—Rotate Left

For 186 clocks, see Appendix H.

Format

Memory or Reg by I

Opcode	ModRM*	
	•—(Reg lield = 000)	

Opcode	Clacks	Operation	Coding Example	
DQ	2	rotale Reg8 by 1	ROL BL 1	
D0	15 + E A	rolate Mem8 by 1	AOL BYTESOMETHING,1	
D۱	2	rotate Reg16 by 1	ROL BX 1	
D1	15 + EA	rolate Mem16 by 1	ROL WORDSOMETHING,1	

Memory or Reg by count in CL

Opcode	ModRM.	
	•(Reg hel	d 000)

(1109.1010	4444	

Opcode	Clocks	Operation	Coding Example
D2	8 + 4/bit	rotate Reg8 by CL	ROL BL.CL
D2	20 + Ea + 47bit	rotate Mem8 by CL	ROL BYTESOMETHING.CL
D3	6+4(b);	rotate Reg16 by CL	ROL BX CL
Ċ3	20 + EA + 4/bit	rolate Mem16 by GL	RÓL WÓRDSÓMETHING.CL

Mem or Reg by Immed8 [iAPX 186]

Opcode	ModRM			count
	*-{Reg field	- 000)		
Opcode	Operation		Coding E	xample

C0	rotate Reg8 by Immed8		BL,5
C0	rotate Mem8 by Immed8		BYTESOMETHING,5
C1	rotate Reg16 by Immed8	ROL	.8X,5
C1	rotate Mem16 by Immed8	ROL	WORDSOMETHING,5

Operation

if variable-bit-rotate then count=CL or count=ImmedB; else count=1: do until count=0 CF ← high-order-bit of operand; operand ← operand 12 + CF; count ← count - 1;

ROL

```
end do,

if not variable-bil-rotate then do;

if high-order-bit of operand <> CF then OF = 1;

else OF = 0;

end if;
```

Flags

0 0 1 T S Z A P C x - - - - - - - - x

Description

The register or memory operand is rotated left according to the shift count, which may be either a fixed count of 1 or a variable count that has been loaded into the CL register. The high order bit of the operand is copied directly to the low order bit during the rotate, as well as to CF. If the shift count is 1, the overflow flag is set if the high bit of the rotated operand differs from the resulting carry flag. (That is, if the high and low order bits of the result are not the same.) Only CF and OF are affected.

ROR—Rotate Right

For 186 clocks, see Appendix H.

Format

Memory or Reg by I

Opcode	ModRM*			
	-(Regitiel	d = 001)		

Opcode	Clocks	Operation	Coding Example
D0	2	rotate Reg8 by 1	ROR BL.1
D0	15 + EA	rotate Mem8 by 1	ROR BYTESOMETHING,1
D1	2	rolate Reg16 by 1	ROR BX.1
D1	15 + EA	rolate Mem16 by 1	ROB WORDSOMETHING,1

Memory or Reg by count in CL

Opcode	ModRM	
	*—(Reg field	d = 001)

Opcode	Clocks	Operation	Codin	ng Example
52	8 + 4/ bit	rolate Reg8 by CL	ROR	BL.CL
D2	20 + EA + 4/h:t	rolate Mem8 by CL	POR	BYTESOMETHING.CL
23	8 + 47 bil	rolate Reg16 by CL	ROR	BX.CL
D2	20 + E A + 4/ bit	rolate Memil6 by CL	ROH	WORDSOMETHING CL

Mem or Reg by Immed8 [iAPX 186]

Opcode	ModRM*		count
	•(Reg field - ()1)	
Opcode	Operation	Codin	ng Example

C0	rotate Reg8 by Immed8	ROR	BL,5
CO	rotate Mem8 by Immed8	ROR	BYTESOMETHING.5
C1	rotate Reg16 by Immed8	ROR	BX,5
C1	rotate Mem16 by Immed8	RÓR	WORDSOMETHING,5

Operation

if variable-bit-rotate then count=CL or count – Immed8; else count = 1; do unfil count ~ 0 tempot ← CF; CF ← low-order-bit of operand; operand ← operand / 2; high-order-bit of operand ← CF;

ROR

```
count ← count - 1;
end do;
if not variable-bit-rotate then do;
if high-order-bit of operand <> CF then OF + 1;
else OF + 0;
end if;
```

Flags

0 D 1 T S Z A P C X - - - - - X

Description

The register or memory operand is rotated right according to the shift count, which may be either a fixed count of 1 or a variable count that has been loaded into the CL register. The low bit of the operand is copied directly to the high bit during the rotate, as well as to the CF. If the shift count is 1, the overflow flag is set if the high bit of the rotated operand differs from the un-rotated high bit. Only CF and OF are affected.

SAL/SHL—Arithmetic/Logical Left Shift

For 186 clocks, see Appendix H.

Format

Memory of Reg by 1

Opcode	ModRM			
	•—{Re	g fveld = 100)		
Opcode	Clocks	Operation	Coding Example	
00	2	shift Reg8 by t	SAL BL1	
Do	15 + EA	shift Mem8 by 1	SHL BYTESOMETHING,	1
D1	2	shift Reg16 by 1	SHL BX.1	
D1	15 + EA	shift Mem16 by 1	SAL WORDSOMETHING	i, 1

Memory of Reg by count in CL

Opcode	ModRM	
	• (D	

'--(Reg held ~ 100)

Opcode	Clocks	Operation	Codi	ng Example
D2	8+4/04	shift Reg8 by CL	SHL	BL.CL
02	20 - EA - 4/b/t	shift Mem8 by CL	SAL	BYTESOMETHING.CL
D3	8+4/bit	shift Reg16 by CL	SAL	BX.CL
D3	20 + EA + 4/bit	shift Mem16 by CL	SHL	WORDSOMETHING.CL

Mem or Reg by immediate count [iAPX 186]

Opcode	ModRM1		count
	•—(R eg field = 100)		
Opcode	Operation	c	Coding Example
Cū	rolate Reg8 by Immed8	SHL	BL.5
CO	rotate Mem8 by Immed8	SAL	BYTESOMETHING,5
C1	rotate Reg16 by Immed8	SAL	BX,5
C1	rotate Mem16 by Immed8	SHL	WORDSOMETHING,5

Operation

if variable-bit-shift then count = CL or count = immed8; else count=1; do until count=0 CF -- high-order-bit of operand; operand = operand * 2; count = count = 1; end do;

SAHF—Store AH in Flags

Format

Opcode

Opcode	Clocks	Operation	Coding Exemple
9E	4	copy AH to low byte of flags word	SAHF

Operation

AH → SF:ZF:X:AF:X:PF:X:CF

/* 'X' indicates non-specified bit value */

Flags

0 D I T S Z A P C - - - x x x x X

Description

The Sign, Zero, Auxiliary carry, Parity, and Carry Flags are loaded from AH in the following format:

AH bit7 goes to SF AH bit6 goes to ZF AH bit4 goes to AF AH bit2 goes to PF AH bit0 goes to CF

No other flags are altered.

SAR—Arithmetic Right Shift

For 186 clocks, see Appendix H.

Format

Memory or Reg by I

Du	2	shift Reg8 by 1	SAR BLI
D0	15 + EA	shift Mem8 by 1	SAR BYTESOMETHING,1
D)	2	shift Reg16 by 1	SAB BX.1
01	15 I EA	shift Mem16 by 1	SAR WORDSOMETHING.

Memory or Reg by count in CL

Opcode	ModRM*		
	'- (Regitiel	d ~ 111)	

Opcode	Clocks	Operation	Codir	ng Example
D2	8 + 4/bit	shift Reg8 by CL	SAR	BL.CL
02	20 + EA + 4/bit	shift Mem8 by CL	SAR	BYTESOMETHING.CL
D3	8+4/bi∎	shift Reg16 by CL	SAR	BX.CL
D3	20 + EA + 41 bit	shift Mem16 by CL	SAR	WORDSOMETHING CL

Mem or Reg by Immed8 [iAPX 186]

Opcode	ModRM'		count
	'(Reg field = 111)		
Opcode	Operation	C	oding Example
C0	rotate Reg8 by Immed8	SAR	BL.5
C0	rolate Mem8 by Immed8	SAR	BYTESOMETHING,5
C1	rolate Reg16 by Immed8	SAR	BX,5
C1	rotate Mem16 by Immed8	SAR	WORDSOMETHING,5

Operation

```
if variable-bit-shift then count = CL or count = Immed8;
else count = 1;
do until count = 0
CF ← tow-order-bit of operand;
operand ← operand / 2, /* SIGNED DIVIDE */
count = count = 1;
end do;
```

SAL/SHL

```
if not variable-bit-shift then do;
    if high-order-bit of operand <> CF then OF + 1,
    else OF - 0,
end if;
```

Flags

DD1TSZAPC x---xxuxx

Description

SHI. (shift logical left) and SAL (shift arithmetic left) shift the operand left by COUNT bits, shifting in low-order zero bits.

SBB—Integer Subtraction With Borrow

Format

Memory/Reg with Reg

Opcode	ModRM			
Opcode	Clocks	Operation	Codir	ng Example
14	3	Reg8 +- Reg8 - Reg8 - CF	SBB	BL,CL
1A	9+EA	Reg8 + Reg8 - Mem8 - CF	588	BL.BYTESOMETHING
18	3	Acg16 - Reg16 Reg16 CF	588	BX.CX
119	9 + E A	Reg16 ~ Reg16 - Mem16 - CF	SBB	BX.WORDSOMETHING
18	16 + EA	Mem8 – Mem8 - Reg8 - CF	\$6B	BY1E\$OMETFING,BL
19	16 + EA	Mem16 + Mem16 - Reg16 - CF	SBB	WORDSOMETHING, BX

Immed from AX/AL

Opcode	Data	

Opcode	Clocks	Operation	Coding Example
10	4	AL ← AL - Immed8 - CF	SBB AL,5
10	4	AX ← AX - Immed16 - CF	SBB AX,400R

Immed from Memory/Reg

	- · · · ·	 ·	· · · · · · ·	
Opcode	MadRM*	1	Data	i I

*--(Reg field = 011)

Opcode	Clocks	Operation Coding		ing Example		
80	4	Reg8 + Reg8 · Immed8 · CF	586	BL.32		
80	17 + EA	Mem8 – Mam8 · Immed8 · CF	\$B B	BYTESOMETHING, 32		
B1	4	Reg16 - Reg:6 - Immed16 - CF	SBB	BX,1234H		
8 t	17 + EA	Mem16 ← Mem16 / Immed16 CF	58 6	WORDSOMETHING, 1234H		
63	4	Reg16 - Reg16 Immed8 - CF	588	BX,32		
83	17 + EA	Mem16 - Mem16 - Immod8 - CF	588	WORDSOMETHING.32		
		(immed8 is sign-extended				
		before subtract)				

Operation

LeitOpnd + LeftOpnd - RightOpnd - CF

SAR

if not variable-bit-shift then do: OF +: 0; end if;

Flags

0 0 I T S Z A P C X - - - X X U X X

Description

SAR (shift arithmetic right) shifts the operand right by COUNT bits, shifting in high-order bits equal to the original high-order bit of the operand (sign extension).

~

SHR-Logical Right Shift

Format

Memory or Reg by 1

	-iRe	g held - 101)		
Opcode	Clocks	Operation	Codi	ng Example
DO	2	shift Reg8 by 1	SHR	BL,1
D0	15 + F A	shifi Mem8 by 1	SHR	BYTESOMETHING,1
D1	2	shift Reg16 by 1	SHR	BX.1
D1	15 + EA	shift Mem16 by 1	SHR	WORDSOMETHING.1

Memory or Reg by count in CL

Opcode	ModRM	_		

1-(Reg field = 101)

Opcode	Clocks	Operation	Cadi	Coding Example	
D2	8+4/bit	shift Reg8 by CL	SHR	BL.CL	
D2	20 + Ea + 4/bit	shift Mem8 by CL	SHR	BYTESOMETHING.CL	
D3	8 + 4/b.t	shift Reg16 by CL	SHR	BX.CL	
D3	20 + E A + 47 bit	shift Mem16 by CL	SHR	WORDSOMETHING.CL	

Mem or Reg by Immed8 [iAPX 186]



'---(Reg field - 101)

Opcode	Operation	Coding Example	
CO	rotate Reg8 by Immed8	SHR	BL.5
CO	rotate Mem8 by Immed8	SHR	BYTESOMETHING.5
¢1	rotate Reg16 by Immed8	SHR	BX,5
C1	rotate Mem16 by Immed8	SHR	WORDSOMETHING,5

Operation

if variable-bit-shift then count = CL or count = Immed8;

```
else do;

count=1;

OF ← high-order-bit of operand,

end if;

do until count=0

CF ← low-order-bit of operand;

operand ← operand / 2; /* UNSIGNED DIVIDE */

count ← count=1;

end do;
```

SBB

Flags

0 D I T S Z A P C X - - - X X X X X

Description

The result of subtracting the right operand, then the original value of the carry flag, from the left operand replaces the left operand.

STC—Set Carry Flag

Format

Opcode

Opcode	Clocks	Operation	Coding Example
F9	2	set the carry flag	STC
Operation CF ~ 1			
Flags			

÷.,

0 0 1 T S Z A P C

Description

STC sets the carry flag, CF. No other flags are affected.

SHR

Flags

1

0 D J T S Z A P C x - - - x x u x x

Description

SHR shifts the operand right by COUNT bits, shifting in high-order zero bits.

STI-	Set Int	errupt Enable	Flag	
Format Opcode	٦			
Opcode	 Clocks	Operation	Coding Example	
FB	2	set interrupt flag	STI	
Operation IF + 1				
Flags				
0 D I T S 1	Z A P C			

Description

STI sets the interrupt enable flag, IF. No other flags are affected.

STD—Set Direction Flags

Opcode Clocks Operation Coding Example FD 2 set direction flag STD Operation DF ~ 1 Flags Flags Flags 0 D T S A P E - 1 - 1 - - - - -

Description

STD sets the direction flag, DF. No other flags are affected.

String

Flags

DDITSZAPC

MOVS Move the string pointed to by DS:SI into memory pointed to by ES:DI. MOVSB MOVSW

Flags

٥		D	1	Т	5	Z	A	Ρ	C		
X		-	-	-	X	X	x	X	x		
S	Ċ		S SB SV			A of (R	La su EF	aco uct PE.	ordin h a -).	g pointed to by ES:DI, comparing each element to AX ig to the type of string, and setting the flags to the res comparison. Used with the conditional repeat-pre this primitive can locate the next element match next not-matching element.	sult fix

Flags

9 D I T S Z A P C

LODS	Load each string element into AX/AL. This primitive would be used
LODSB	with the LOOP construct rather than the REP prefix, since some further
LODSW	processing on the data moved to AX/AL is almost surely necessary.

Flags

ODITSZAPC

STOS Store the AX or AL contents into the entire string. STOSB STOSW

The following operations are for iAPX 186:

- INS Store in memory pointed to by ES:DI the block of bytes or words read from the IO address in DX.
- OUTS Output to the IO address in DX the block of bytes/words in memory pointed to by DS:SI.

Each repetition of the string operation acknowledges pending interrupts, checks CX for zero (and stops repeating if 0), performs the string primitive operation once, adjusts any memory pointers used by the string operation by 1 for bytes and 2 for words (the adjustment is added if the FLAGS.DF is 0, otherwise subtracted), decrements CX (which does not affect the flags), and, in the case of SCAS and CMPS or their

String—String Operations

For 186 clocks, see Appendix H.

Format

Opcode

Opcode	Clocks	Operation	Coding Example
A6	22	f ags + (SI) - (DI)	CMPS BSTRING
A7	22	llags +- (SI) - (DI)	CMPS WSTRING
A4	18	(DI) ~ (SI)	MOVS BSTRING1.BSTRING2
A5	18	(DI) - (SI)	MOVS WSTRING1,WSTRING2
AE	15	flags ← (DI) - AX	SCAS BSTRING
AF	15	liags — (DI) - AL	SCAS WSTRING
AC	12	AL ← (SI)	LOOS BSTRING
AD	12	AX - (SI)	LODS WSTRING
AA	11	(DI) — AL	STOS BSTRING
AB	11	(D1) - AX	STOS WSTRING
6E		(DI)← port(DX)	INS BSTRING, DX
6F		(DI)←port(DX:DX + 1)	INS WSTRING, DX
6C		port(DX) ←(S1)	OUTS DX. BSTRING
60		port(DX:DX + 1)+-(SI)	OUTS DX. WSTRING

Operation

```
do until CX = 0;
```

```
/* acknowledge any pending interrupts */
perform string primitive once;
CX = CX = 1, /* does not affect flags */
if DF = 0 then add pointer adjustment to DS and/or ES
else subtract pointer adjustment from DS and/or ES;
if SCAS or CMPS, and repeat condition does not match ZF
then undo,
end do;
```

Description

The string primitive operations are intended to be used primarily with the REP prefix. There are 7 primitives which, when so prefixed, perform the following operations:

Flags

0 D J T S Z A P C x - - - x x x x x X

CMPS Compare the elements of two strings, one pointed to by ES:DI and the CMPSB other by DS:SI. CMPSW

SUB-Integer Subtraction

Format

Memory/Reg with Reg

Opcode	ModRM			
Opcode	Clacks	Operation	Codie	ng Example
2A	з	Reg8 - Reg8 - Reg8	SUB	BL,CL
2A	9 + EA	Reg8 - Reg8 - Mem8	SUB	BL, BYTESOMETHING
2B	3	Reg16 + Reg16 - Reg16	SUB	BX.CX
2B	9 (EA	Reg16 - Reg16 - Mam16	SUB	BX WORDSOMETHING
28	16 + EA	Mom8 – Mem8 Reg8	SUB	BYTESOMETHING, BL
29	16 + EA	Mcm16 + Mem16 - Reg16	SUB	WORDSOMETHING, BX

Immed to AX/AL

F

ſ

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
2C	4	AL ← AL - \mmed8	SUB AL.5
2D	4	AX ← AX - 1mmed16	SUB AX,400H

Immed to Memory/Reg

Opcode	ModRM*		Data	

*--(Reg field = 101)

Opcode	Clocks	Operation	Codi	ng Example
80	4	Reg8 - : Reg8 - Immed8	SUB	6L.32
80	17 ⊩ EA	Mem8 + Mem8 - Immed8	SUB	BYTESOMETHING,32
61	4	Reg16 - Reg16 - Immed16	SUB	BX,1234H
81	17 + E A	Mem16 ← Mem16 · Immed16	\$UB	WORDSOMETHING, 1234H
83	4	Reg16 - Reg16 - Immed8	SUB	BX,32
83	17 + EA	Mem16 • Mem16 - Immed8	SUB	WORDSOMETHING.32
		(ImmedB is sign-extended before subtract)		

Operation

LeftOpnd - LeftOpnd - RightOpnd

Flags

Q D I T S Z A P C x - - - x x x x x

Description

The result of subtracting the right operand from the left operand replaces the left operand.

String

variants, checks the ZF for a match with the REP condition. As long as the REP condition matches, another repetition will be performed. For example, REPNE SCAS FOO will stop with ES:DI pointing to the next element of FOO which has not yet been scanned, and the last element scanned did not match the repeat condition 'Not Equal' that is, the last element scanned matched the value in AX or AL, depending on whether FOO was a word or byte string. Repeat conditions 'NE' and 'NZ' match ZF=0, while 'E' and 'Z' match ZI'=1.

Every string primitive has three variants. The mnemonics above, CMPS, MOVS, SCAS, LODS, INS, and OUTS, are generic and require one or more operands to be coded with them e.g. REP SCAS FOO or REP MOVS FEE.FIE These operands are used only to determine the size of a string element byte or word and do not determine the addresses of the strings used. The addresses used are determined solely by the contents of the register pairs ES:DI and DS:SI, as appropriate. Rather than coding operands for size specification, you may use the generic mnemonic with a 'W' or 'B' suffix-e.g. STOSB or CMPSW and omit the operands entirely.

For Repeat String Operations, Clocks are:

Clocks	Coding I	Example
9+17/rep	REP	MOVSB
9 + 22/rep	REPE	CMPSW
9÷15/rep	REPNE	SCASB
9 + 13/rep	REP	LODSE
9 r 10/rep	REP	STOSW

WAIT-Wait While TEST pin not Asserted

Format Opcode]		
Opcode	Clocks	Operation	Coding Example
9B	3 + 5n 1	nché	WAIF

13+50 Clocks where n is the number of times the TEST line is polled and found to be inactive.

Operation

None.

Flags

0 D J T S Z A P C

Description

The WAIT instruction causes the processor to enter a wait state if the signal on a TEST pin is not asserted. The wait state may be interrupted by an enabled external interrupt. When this occurs the saved code location is that of the WAIT instruction, so that upon return from the interrupting task the wait state is re-entered. The wait state is cleared and execution resumed when the TEST signal is asserted. Execution resumes without allowing external interrupts until after the execution of the next instruction. The instruction allows the processor to synchronize itself with external hardware.

TEST—Logical Compare

Format

Memory/Reg with Reg

Opcode	ModR	и		
Opcode	Clocks	Operation	Codin	g Example
84	3	llags • Reg8 AND Reg8	TEST	BL,CL
84	9+EA	llags – Reg8 AND Mem8	TEST	BL, BYTESOMETHING
85	3	flags + Reg16 AND Reg16	TEST	BX,CX
85	9 + EA	tlags - Reg16 AND Mem16	TEST	BX,WORDSOMETHING

lumed to AX/AL

Opcode	Data		
Opcode	Clocks	Operation	Coding Example
A8	4	llags - AL AND Immed8	TEST AL.4
A9	4	Pags • AX AND Immed16	TEST AX.400H

Immed to Memory/Reg

Opcode	ModRM*		Data	

*—(Reg field = 000)

Opcode	Clocks	Operation	Coding Example
F6	5	flags – Reg8 AND Immed8	TEST BL,3FH
F6	11 + EA	flags - MemB AND Immed8	TEST BYTESOMETHING, 3FH
F7	5	flags - Reg16 AND Immed16	TEST BX,3FFH
F7	11 + EA	llags – Mem16 AND Immed16	TEST WORDSOMETHING.3FFH

Operation

flags \leftarrow LeftOpnd and RightOpnd OF \leftarrow CF \leftarrow 0

Flags

0 D J T S Z A P C D - - - X X U X 0

Description

The result of a bitwise logical AND of the two operands modifies the flags. Neither operand is modified.

XLAT/XLATB-Table Look-up Translation

Format

Opcode

Opcode	Clocks	Operation	Coding Example
D7	11	replace AL with table entry	XLAT ASCII_TABLE
D7	11		XLATB

Operation

AL ~ table entry with effective address equal to BX + AL;

Flags

0 0 1 T S Z A P C

Description

XLAT is intended for use as a table look-up instruction. You put the base address of the table in BX and a byte to be translated in AL. XLAT adds AL to the contents of BX and uses the result as an effective address. The byte at that EA is loaded into AL. BX is unchanged, and no flags are modified.

XCHG—Exchange Memory/Register With Register

Format

Memory/Reg with Reg

Opcode	ModRM	<u> </u>		
Opçode	Clocks	Operation	Coding	j Example
86	4	Reg8 + - Reg8	XCHG	BL,CL
B6	17 + EA	Mem8 · - Mem8	XCHG	BYTESOMETHING.CL
87	4	Reg16 · · Reg16	XCHG	BX CX
87	17 + FA	Mem 16 → Mem 16	XCHG.	CX WORDSOMETHING

Word Register with AX

Opcode + Reg

Opcode	Clocks	Operation	Coding Example
90 + Reg	э	AX Reg16	XCHG AX,BX

Operation

temp + left operand; Seft operand + right operand; right operand + temp;

Flags

0 D I T S Z A P C

Description

The two operands are exchanged. Segment registers are not legal operands. The order of the operands is immaterial. No flags are affected.

The 8087 Instruction Set

This section provides a summary discussion of those elements of the 8087 Numeric Processor that are of specific interest to the 8087 programmer. The following programmer accessible features of the architecture are included: floating-point stack; status, control and tag words; exception pointers; and data types. An elementary description of 8087 operation is provided to give a working understanding of 8087/8088 coprocessing, 8087 numeric processing, exception handlers, and 8087 emulators.

Those users who wish detailed information on the 8087 architecture, operation, and/ or those who wish to write their own exception handlers are referred to The 8086 Family User's Manual, Numerics Supplement.

8087 Architectural Summary

The programmer accessible features of the 8087 Numeric Processor architecture consist of the eight floating-point stack elements; the seven words which constitute the 8087 environment (status word, control word, tag word, 2-word instruction address, and 2-word data address); and the seven data types accessible by the 8087.

Floating-Point Stack

The 8087 stack consists of eight elements divided into the fields shown in figure 6-1. The format of the fields corresponds with the temporary real data format used in all stack calculations and described under Data Types.

At a given point in time, the ST field in the status word identifies the current stack top element. This floating point stack element (rather than the status word field) is referred to in the rest of this chapter as ST. A load (push) operation, as in FLDLN2, decrements the stack pointer by 1 and loads a value (in this case log_e2) into the new stack top. An operation which pops the floating point stack increments the stack pointer by 1 (FADDP ST(i),ST adds the contents of the stack top to the stack element designated by (i), stores the result in ST(i) and increments the stack pointer by 1, making ST(1) the new stack top, ST(0).




Figure 6-1. The 8087 Stack Fields

XOR—Logical Exclusive OR

Format

Memory/Reg with Reg

Opcode	ModRI	и		
Opcode	Clocks	Operation	Codi	ng Example
32	3	Reg8 – Reg8 XOR Reg8	XOR	BL,CL
32	9+EA	Reg8 ← Reg8 XOR Mem8	XÔR	BL, BYTESOMETHING
33	3	Reg16 ← Reg16 XOR Reg16	XOB	BX,CX
33	9 ⊩ E A	Reg16 - Reg16 XOR Mem16	XOR	BX.WORDSOMETHING
30	16 + EA	Mem8 ← Mem8 XOR Reg8	XOR	BYTESOMETHING, BL
31	16 + E A	Mem16 ← Mem16 XOB Reg16	XOR	WORDSOMETHING, BX

Immed to AX/AL

Opcode	Data	

Opcode	Ciocks	Operation	Coding Example
34	4	AL AL XOR Immed8	XOR AL,5
35	4	AX + AX XOR Immed16	XOR AX,400H

Immed to Memory/Reg

Opcode	ModRM*		 Data	
	-	 		

1--- (Reg (ield = 110)

Opcode	Clocks	Operation	Codi	ng Example
80	4	Reg8 - Reg8 XOR Immed8	хоя	BL.32
B0	17 + EA	Mem8 + Mem8 XOR Immed8	XOR	BYTESOMETHING.32
81	4	Reg16 + Reg16 XOR Immed16	XOR	BX,1234H
81	17 + EA	Mem16 + Mem16 XOR Immed16	XQR	WORDSOMETHING, 1234H

Operation

LeftOpnd + LeftOpnd XOR RightOpnd OF + OF + 0

Flags

D D I T S Ż A P C 0 - - - x x U X 0

Description

The exclusive OR of two operands replaces the left operand. The carry and overflow flags are cleared.




Figure 6-3. Status Word Format

ST values

000 = element 0 is stack top 001 = element 1 is stack top

Control Word

The control word consists of the exception masks, an interrupt enable mask, and control bits as shown in figure 6-4. During the execution of most instructions, the 8087 checks for six classes of exception conditions:

- Invalid operations—programming errors such as trying to load a floating point stack element that is not empty, popping an operand from an element that is empty, using operands that cause indeterminate results (0/0, square root of a negative number, trying to store an unnormalized number which will not denormalize, etc.).
- 2. Overflow—usually the exponent of the true result is too large for the destination real format.
- 3. Underflow—the true exponent is too small to be represented in the result format.
- 4. Zerodivide-division of a finite non-zero operand by zero.
- 5. Denormalized—an instruction attempts to operate on a denormalized number.
- 6. Precision—for instructions that perform exact arithmetic, this exception means that some precision has been lost in reporting the results of an operation.

When one of these six conditions occurs, the corresponding flag in the status word is set to 1. The 8087 checks the appropriate mask in the Control Word to determine if it should process the exception with a default handling procedure on chip (mask = 1) or invoke a user written exception handler (mask = 0).

In the first case, the exception is said to be MASKED (from user software).

Elements of the floating point stack can be addressed either implicitly or explicitly:

FST ST(3)	Stores the contents of the stack top into element 3.
FADD	Adds the contents of the stack top to the contents of $ST(1)$, stores the result in $ST(1)$ and pops the stack. The result is now in the new stack top.

Note that floating-point stack indices outside of the range 0-7 are flagged as "out of range."

Environment

The 8087 environment consists of the seven words shown in figure 6-2.




Figure 6-2. 8087 Environment

Status Word

The status word reflects the overall condition of the 8087; it may be examined by storing it into memory with an 8087 instruction and then inspecting it with 8086/8088 CPU code. The status word is divided into the exception flag and status bit fields shown in figure 6-3. The busy field (bit 15) indicates whether the 8087 is executing an instruction (B=1) or is idle (B=0).

Several 8087 instructions (e.g., comparison instructions) result in modification of the condition code. The condition code is contained in bits 14 and 10-8 (C3-C0) of the status word. The condition code is used mainly for conditional branching. See the following instruction descriptions later in this chapter for condition code interpretations: FCOM, FCOMP, FCOMPP, FTST, FXAM and FPREM.

Bits 13-11 of the status word points to the 8087 stack element that is the current stack top (ST). Note that if ST=000B, a "push" operation which decrements ST, produces ST=111B; similarly, popping the stack with ST=111B yields ST=000B.

Bit 7 (IR) is the interrupt request field. The 8087 latches this bit to record a pending interrupt to the 8086/8088 CPU.

Bits 5-0 (PE, UE, OE, EE, DE, and IE) are set to indicate that the 8087 has detected an exception while executing an instruction.




Figure 6-5. Tag Word Format




Figure 6-6. Exception Pointers Format

Exception Pointers

The exception pointers shown in figure 6-6 are provided for user-written exception handlers. Whenever the 8087 executes an instruction, it saves the instruction address and the instruction opcode in the exception pointers. In addition, if the instruction references a memory operand, the address of the operand is retained also. An exception handler can be written to store these pointers in memory and obtain information concerning the instruction that caused the error.

Data Types

The 8087 addresses seven different data types using all of the 8086 addressing modes. These data types and their valid ranges of value are shown in table 6-5.

Figure 6-7 describes how these formats are stored in memory (the sign is always located in the highest-addressed byte). In the figure, the most significant digits of all numbers (and field within numbers) are the leftmost digits.

Data Type	Bits	Significant Digits (Decimal)	Approximate Range (Decimal)
WORDINTEGER	16	4-5	- 32768 ≤ × ≤ + 32767
SHORT INTEGER	32	9	$-2 \times 10^9 \le x \le 2 \times 10^9$
LONG INTEGER	64	18	$-9 \times 10^{18} \le x \le +9 \times 10^{18}$
PACKED DECIMAL	80	18	- 99…99 ≤ × ≤ +99…99 (18 digits)
SHORT REAL	32	6-7	$0, 1.2 \times 10^{-38} \le \times \le 3.4 \times 10^{38}$
LONG REAL	64	15-16	$0, 2.3 \times 10^{-308} \le \times \le 1.7 \times 10^{308}$
TEMPORARY REAL	80	19-20	$ 0, 3.4 \times 10^{-4932} \le \times \le 1.1 \times 10^{4932}$

Table 6-5. 8087 Data Types




Figure 6-4. Control Word Format

The control bits have the following meanings:

PC:	Precision controlresults are rounded to one of three precisions: Temporary Real (64 bits), Long Real (53 bits) or Short Real (24 bits).
RC:	Rounding Control—results are rounded in one of four directions: unbiased round to the nearest or even value, round toward +, round toward +, round toward zero.
IC:	Infinity Control—there are two types of infinity arithmetic provided: affine and projective. The default means of closing a Number system is projective. See <i>The 8086 Family User's</i> <i>Manual, Numerics Supplement</i> , for a complete description.

Tag Word

The tag word, as shown in figure 6-5, contains tags describing the contents of the corresponding stack elements.

The short and long real formats exist only in memory. If a number in one of these formats is loaded into the stack, it is automatically converted to temporary real.

Special values are included to increase flexibility though not within the domain of normal floating point arithmetic. These special values are listed here, but the reader is referred to *The 8086 Family User's Manual, Numerics Supplement*, for descriptions. The special values include:

- Signed zero
- +∞ and −∞ representations
- Indefinite values
- NAN values (Not-A-Number)
- Denormals
- Unnormais

8087 Operation

Coprocessing

The 8087 and host CPU act as coprocessors. They share the same instruction stream and sometimes perform parallel executions. The 8086/8088 has a set of ESCAPE instructions that, in memory addressing mode, cause the 8086/8088 to calculate the address and read the contents of that address. The 8086/8088 ignores the word it reads and executes subsequent instructions. The 8087, however, monitors the same instruction stream and when it detects an ESCAPE it begins processing. The 8087 latches the opcode and, if there was an address calculated, the 8087 captures both the address and the datum read by the 8086/8088. The 8087 decodes the instruction to determine how many more words it needs from memory. It increments the address and fetches data until all required data is read. The 8087 then releases the bus and begins calculating while the 8086/8088 continues executing the instruction stream.

The 8086/8088 WAIT instruction allows software to synchronize the 8086/8088 to the 8087 so that the host processor does not execute the next instruction until the 8087 is finished with its current (if any) instruction. To accomplish this, the programmer should explicitly code the FWAIT instruction immediately before an 8086/8088 instruction that accesses a memory operand read or written by a previous 8087 instruction.

If an 8087 and a processor other than its host CPU can both update a variable, access to that variable should be controlled so that one processor at a time has exclusive rights to it. This can be done by using an 8086/8088 XCHG instruction prefixed by LOCK. When the 8087 no longer needs the variable, the 8086/8088 clears it and again makes it available for use.

The 8087 interrupt requests are made to the 8086/8088 as the result of detecting an exception. Interrupts are enabled or disabled by the Interrupt Enable Mask (IEM) in the Control Word. When IEM is set to 1, interrupts are masked (disabled). The interrupt request remains set until it is explicitly cleared. This can be done by the FNCLEX, FNSAVE, or FINIT instructions.

Numeric Processing

The 8087 has four rounding modes, selectable by the RC field in the control word. The rounding modes and their corresponding RC fields are shown in table 6-6.




Figure 6-7. Data Formats

The three binary integer formats are identical except for length, which governs the range that can be accommodated in each format. The leftmost bit is interpreted as the number's sign: 0 = positive and 1 = negative. Negative numbers are represented in standard two's complement notation (the binary integers are the only 8087 format to use two's complement). The quantity zero is represented with a positive sign (all bits 0). The 8087 word integer format is identical to the 16-bit signed integer data type of the 8086 and 8088.

Decimal integers are stored in packed decimal notation, with two decimal digits "packed" into each byte. Negative numbers are distinguished from positive ones only by the sign bit. All digits must be in the range 0H-9H.

The 8087 stores real numbers in a three-field binary format that resembles scientific notation. The number's significant digits are held in the SIGNIFICAND field, the EXPONENT field locates the binary point within the significant digits (determining the number's magnitude), and the SIGN field indicates whether the number is positive or negative. Negative numbers differ from positive numbers only in their sign bit.

Exception	Masked Response	Unmasked Response
Invalid Operation	If one operand is NAN**, return it; if both are NANS, return NAN with larger absolute value; if neither is NAN, return <i>indefinite</i> .	Request interrupt.
Zerodivide	Return ∞ signed with **exclusive or**of operand signs.	Request interrupt.
Denormalized	Memory operand: proceed as usual, Register operand: convert to valid unnormal, then re-evaluate for exceptions.	Request interrupt.
Overflow	Return property signed ∞	Register destination: adjust exponent.* store result, request interrupt. Memory destination: request interrupt.
Underflow	Denormalize result.	Register destination: adjust exponent,' store result, request interrupt Memory destination: request interrupt.
Precision	Return rounded result.	Return rounded result, request interrupt

Table 6-7. Exception and Response Summary

On overflow, 24,576 decimal is subtracted from the true result's exponent; this forces the exponent back into range and permits a user exception handler to ascertain the true result from the adjusted result that is returned. On underflow, the same constant is added to the true result's exponent.

8087 Emulators

Numeric processing capability is not restricted to 8087 users. Intel offers two 8086/8088 software products which provide 8087 functionality. E8087 emulates the full 8087 instruction set for assembly language programs. PE8087 furnishes numeric support for PL/M-86 software. Use of the 8087 Emulators necessitates modification of the instruction formats presented in this chapter.

ASM86, the Intel 8086/8087/8088 assembler, produces special object code for 8087 instructions. Floating point instructions are identified in such a way that they may be linked to the 8087 Emulators. Refer to your operating system's 8086/8087/8088 assembler operating instructions manual for a short description of this change and link procedure.

Organization of the 8087 Instruction Set

Data Transfer Instructions

These instructions are summarized in table 6-8. They move operands among stack elements or between the stack top and memory. Any of the seven data types can be converted to temporary real and loaded (pushed) onto the stack in a single operation; they can be stored in memory in the same manner. The data transfer instructions automatically update the 8087 tag word to reflect the stack contents following the instruction.

^{**} NAN is a member of a class of special values that exist in the real formats only. See the The 8086 Family User's Manual, Numerics Supplement.

RC Field	Rounding Mode	Rounding Action
90	Round to nearest	Closer to b of a or c ; it equally close, select even number (the one whose least significant bit is zero).
Q1	Round down (toward ~∞)	a
10	Round up (toward +∞)	c
11	Chop (toward 0)	Smaller in magnitude of a or c

Table 6-6. Rounding Modes

Note: a < b < c; a and c are representable, b is not.

Rounding occurs in arithmetic and store operations when the format of the destination cannot exactly represent the true result. This can happen when a precise temporary real number is stored in a shorter real format or in an integer format. Rounding introduces an error in a result that is less than one unit in the last place to which the result is rounded. "Round to the nearest significant bit" is the default mode and is suitable for most applications. Other modes and applications are described in *The* 8086 Family User's Manual, Numerics Supplement.

The precision of results can be calculated to 64, 53, or 24 bits as selected by the PC field of the control word. The default setting is 64 bits. This setting is best suited for most applications.

The 8087's system of real numbers may be closed by either of two models of infinity. The IC field in the control word is set for either projective or affine closure. The default is projective, which is recommended for most computations. Both closure forms and their uses are described in *The 8086 Family User's Manual, Numerics Supplement.*

The 8087 can represent data and final results of calculations in the range $\pm 2.3 \times 10^{-308}$ to $\pm 1.7 \times 10^{308}$ (double precision). Compared to most computers, including large mainframes, the 8087 provides a very good approximation of the real number system. It is important to remember, however, that it is not an exact representation, and that arithmetic on real numbers is inherently approximate.

Conversely, and equally important, the 8087 does perform exact arithmetic on its integer subset of the reals. That is, an operation on two integers returns an exact integral result, provided that the true result is an integer and is in range.

The 8087 detects the six types of exceptions shown in table 6-7. The programmer has a choice of using the 8087 on-chip fault-handling capability by masking exceptions in the Control Word, or writing software exception handlers and unmasking exceptions in the control word. Table 6-3 shows the 8087 response to each situation.

If the exception is unmasked, its detection results in the generation of an interrupt. When an interrupt is generated, the interrupt procedure (exception handler) has available the exception flags, a pointer to the instruction causing the interrupt and a pointer to the datum if memory was addressed. Each of the exceptions shown in table 6-7 has a sticky flag associated with it, which means that once the flag is set, it remains until reset by software. Several instructions can be used to clear the flag: FCLEX clears exceptions; FRSTOR or FLDENV overwrite flags.

Those users who wish to write their own exception handlers should consult *The 8086* Family User's Manual, Numerics Supplement since they will vary widely from one application to the next. The stack element form is a generalization of the classical stack form; the programmer specifies the stack top as one operand and any stack element on the stack as the other operand. Coding the stack top as the destination provides a convenient way to make use of a constant held elsewhere in the stack. The converse coding (ST is the source operand) allows, for example, adding the top into a stack element used as an accumulator.

Often the operand in the stack top is needed for one operation but then is of no further use in the computation. The stack element and pop form can be used to pick up the stack top as the source operand, and then discard it by popping the floating point stack. Coding operands of ST(1), ST with a stack element pop mnemonic is equivalent to a classical stack operation: the top is popped and the result is left at the new top.

Programmers no longer need to spend valuable time eliminating square roots from algorithms because processors run too slowly. Other arithmetic instructions perform exact modulo division, round real numbers to integers, and scale values by powers of two.

The 8087's arithmetic instructions (addition, subtraction, multiplication, and division) allow the programmer to minimize memory references and to make optimum use of the 8087 floating-point stack.

Table 6-10 summarizes the available operation/operand forms that are provided for basic arithmetic. In addition to the four normal operations, two "reversed" instructions make subtraction and division "symmetrical" like addition and multiplication.

- Operands may be located in stack elements or memory.
- Results may be deposited in a choice of stack elements.
- Operands may be a variety of 8087 data types: long real, short real, short integer or word integer, with automatic conversion to temporary real performed by the 8087.

Five instruction forms may be used across all six operations, as shown in table 6-10. The classical stack form may be used to make the 8087 operate like a classical stack machine. No operands are coded in this form, only the instruction mnemotic is coded. The 8087 picks the source operand from the stack top and the destination from the next stack element. It then performs the operation, pops the stack, and returns the result to the new stack top, effectively replacing the operands by the result.

Instruction Form	Mnemonic Form	Operand Forms destination, source	ASM	36 Example
Classical stack	Fop	(\$T(1),ST)	FADD	
Stack element	Fop	ST(i),ST or ST,ST(i)	FSUB	ST,ST(3)
Stack element and pop	Fop P	ST(i),ST	FMULP	ST(2),ST
Real memory	Fop	(ST,) short-real/long-real	FOIV	AZIMUTH
Integer memory	Flop	{ST,} word-integer/short-integer	FIDIV	NPULSES

Table 6-10. Basic Arithmetic Instructions and Operands

Notes: Braces () surround *implicit* operands; these are not coded, and are shown here for information only.

<i>0p</i>	ADD	destination	← destination +	source

SUB destination + destination - source

SUBR destination + source - destination MUL destination + destination - source

- DIV destination + destination + source
- DIVR destination source destination

	Real Transfers
FLD	Load real
FST	Store real
FSTP	Store real and pop
FXCH	Exchange registers
	Integer Transfers
FILD	Integer load
FIST	Integerstore
FISTP	Integer store and pop
	Packed Decimal Transfers
FBLD	Packed decimal (BCD) load
FBSTP	Packed decimal (BCD) store and pop

Table 6-8. Data Transfer Instructions

Arithmetic Instructions

The arithmetic instruction set for the 8087 provides a great many variations on the basic add, subtract, multiply and divide operations, and a number of other useful functions. Table 6-9 gives a summary of these instructions.

	Addition		
FADD	Add real		
FADDP	Add real and pop		
FIADD	Integeradd		
ŝ	ubtraction		
FSUB	Subtract real		
FSUBP	Subtract real and pop		
FISUB	Integer subtract		
FSUBR	Subtract real reversed		
FSUBRP	Subtract real reversed and pop		
FISUBR	Integer subtract reversed		
Multiplication			
FMUL	Multiply real		
FMULP	Multiply real and pop		
FIMUL	Integer multiply		
	Division		
FDIV	Divide real		
FDIVP	Divide real and pop		
FIDIV	Integer divide		
FDIVR	Divide real reversed		
FDIVRP	Divide real reversed and pop		
FIDIVR	Integer divide reversed		
Othe	er Operations		
FSORT	Square root		
FSCALE	Scale		
FPREM	Partial remainder		
FRNDINT	Round to integer		
FXTRACT	Extract exponent and significand		
FABS	Absolute value		
FCHS	Change sign		

Table 6-9. Arithmetic Instructions

The transcendental instructions assume that their operands are valid and in-range. The instruction descriptions in this section provide the range of each operation. To be considered valid, an operand to a transcendental must be normalized; denormals, unnormals, infinities and NANs are considered invalid. Zero operands are accepted by some functions and are considered out-of-range by others. If a transcendental operand is invalid or out-of-range, the instruction will produce an undefined result without signaling an exception. It is the programmer's responsibility to ensure that operands are valid and in-range before executing a transcendental. FPREM may be used to bring an operand into range for periodic functions.

Constant Instructions

Each of these instructions (table 6-13) loads (pushes) a commonly-used constant onto the stack. The values have full temporary real precision (64 bits) and are accurate to approximately 19 decimal digits. Since a temporary real constant occupies 10 memory bytes, the constant instructions, which are only two bytes long, save storage and improve execution speed, in addition to simplifying programming.

· · · · ·	
FLQZ	Load + 0.0
FLD1	Load + 1.0
FLDPI	Load #
FLDL2T	Load log ₂ 10
FLDL2E	Load log ₂ e
FLDLG2	Load log102
FLDLN2	Load log _e 2

Table 6-13. Constant Instructions

Processor Control Instructions

When CPU interrupts are enabled, as will normally be the case when an application task is running, the "wait" forms of these instructions should be used. Most of the instructions shown in table 6-14 are used in system-level activities rather than in computations. These activities include: initialization, exception bandling, and task switching.

Alternate mnemonies are shown for several of the processor control instructions in table 6-14. This mnemonic, distinguished by a second character of "N", instructs the assembler not to prefix the instruction with a CPU WAIT instruction (instead, a CPU NOP precedes the instruction). This "no-wait" form is intended for use in critical code regions where a WAIT instruction might precipitate an endless wait. Thus, when CPU interrupts are disabled, and the 8087 can potentially generate an interrupt, the "no-wait" form should be used.

Except for FNSTENV and FNSAVE, all instructions which provide a no-wait mnemonic are self-synchronizing and can be executed back-to-back in any combination without intervening FWAITs. These instructions can be executed by one part of the 8087 while the other part is busy with a previously decoded instruction. To ensure that the processor control instruction executes after completion of any operation in progress, the "WAIT" form of that instruction should be used. The two memory forms increase the flexibility of the 8087's arithmetic instructions. They permit a real number or a binary integer in memory to be used directly as a source operand. This is a very useful facility in situations where operands are not used frequently enough to justify holding them in the floating point stack. Note that various forms of data allocation may be used to define these operands; they may be elements in arrays, structures or other data organizations, as well as simple scalars.

The six functional groups of instructions are discussed further in the next paragraphs.

Comparison Instructions

Each of these instructions (table 6-11) analyzes the top stack element, often in relationship to another operand, and reports the result in the status word condition code. The basic operations are compare, test (compare with zero), and examine (report tag, sign, and normalization). Special forms of the compare operation are provided to optimize algorithms by allowing direct comparisons with binary integers and real numbers in memory, as well as popping the stack after a comparison.

The FSTSW (store status word) instruction may be used following a comparison to transfer the condition code to memory for inspection. See individual descriptions of the instructions listed in table 6-11 for interpretations of the condition code bits.

Note that instructions other than those in the comparison group may update the condition code. To ensure that the status word is not altered inadvertently, it should be stored immediately after the compare operation.

FCOM	Compare real
FCOMP	Compare real and pop
FCOMPP	Compare real and pop twice
FICOM	Integer compare
FICOMP	Integer compare and pop
FTST	Test
FXAM	Examine

Table 6-11. Comparison Instructions


Transcendental Instructions

The instructions in this group are summarized in table 6-12. They perform the core calculations for all common trigonometric, inverse trigonometric, hyperbolic, inverse hyperbolic, logarithmic and exponential functions. Prologue and epilogue software may be used to reduce arguments to the range accepted by the instructions and to adjust the result to correspond to the original arguments if necessary. The transcendentals operate on the top one or two stack elements, and they return their results to the stack.

Table 6-12. 1	Transcendental	Instructions
---------------	----------------	--------------

FPTAN Partial tangent	
FPATAN Partial arctangent	
F2XM1 2 ^x -1	
FYL2X Y*log ₂ X	
FYL2XP1 Y $\log_2^2(X+1)$	

MNEMONIC—Sample 8086/8088 Instruction



an 8086 wait instruction, NOP, or emulator instruction

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
(the 8087 instruction coding)	(emulator instruction coding)	typical range	(machine operation)	MNEMONIC

Operation

(A description of the machine operation.)

Exceptions

IZDOUP

(shows which exceptions could be set)

FINIT/ENINIT	
	Initialize processor
FDISI/FNDISI	Disable interrupts
FENU/FNEN/	Enable interrupts
FLDGW	Load control word
FSTCW/FNST(CW Store control word
FSTSW/FNSTS	SW Store status word
FCLEX/FNGLE	X Clear exceptions
FSTENV/FNS1	ENV Store environment
FLDENV	Load environment
FSAVE/FNSAV	/E Save state
FRSTOR	Restore state
FINCSTP	Increment stack pointer
FDECSTP	Decrement stack pointer
FFREE	Free register
FNOP	No operation
FWAIT	CPU wait

Table 6-14. Processor Control Instructions

FABS—Absolute Value

Format

WAIT	_op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 E1	CD 19 E1	14 10-17	ST ← ¦ ST J	FABS

Operation

The absolute value instruction changes the element in the top of the stack to its absolute value by making its sign positive.

Exceptions

IZ00UP X

F2XM1-2*-1

Format

WAIT	001	op2		
6087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 F0	CD 19 F0	500 310-630	ST ~ 2 ^{5°} -1	F2×M1

Operation

This instruction calculates the function $Y = 2^{x_{i+1}}I$. X is taken from the top of the floating point stack and must be in the range $0 \le X \le 0.5$. The result Y replaces X at the stack top.

Exceptions

1 Z D O U P *

хх

*Operands not checked.

Description

This instruction is designed to produce a very accurate result even when x is close to zero. To obtain $Y = 2^3$, add 1 to the result delivered by F2XM).

The following formulas show how values other than 2 may be raised to a power of X.

 $10^{x} = 2^{x^{-1} \log_{2} 10}$ $e^{x} = 2^{x^{-1} \log_{2} 0}$ $Y^{x} = 2^{x^{-1} \log_{2} y}$

The 8087 has built-in instructions, described in this chapter, for loading the constants LOG_2 10 and LOG_2 e, and the FYL2X instruction may be used to calculate X * $log_2 Y$.

FADDP/FADD—Add Real and Pop

Format

Stack top + Stack Element

WAIT	<u>op1</u>	op2 + i		
8087 Eacoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DE CN	CD 1E C1	90 75-105	ST(1) + ST + ST(1) popistack	FADD
98 DE Ç0 🕴 i	CD 1E C0+i	90 75-105	ST(i) — ST + ST(i) pop stack	FADDP ST(2).ST

Operation

The add real and pop stack instruction adds the stack top to one of the stack elements, replacing the stack element with the sum, and then pops the floating point stack.

Exceptions

JZDOUP XXXXX

FADD—Add Real

Format

Stack top + Stack element

	WALT	op1	op2 + i
--	------	-----	---------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Öperation	Coding Example
9B D8 C0 + i	CD 18 C0 + I	85 70 100	$ST \leftarrow ST + ST(i)$	FADD ST.ST(2)
9B QC C0 + i	CD 1C C0 + i	85 70-100	$ST(i) \leftarrow ST + ST(.)$	FADD ST(4),ST

Stack top + memory operand

WAIT	op1	m/op/rm	addr1	addr2

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 m0rm	C D 18 m0rm	105 + EA (90-120) + EA	ST — ST + mem-op (short-real)	FADD COUNT
9B DC m0rm	CD 1C m0rm	110 + EA (95-125) + EA	ST ← ST + mem-op (long-real)	FADD MEAN

Operation

The add real instruction adds the source operand to the destination operand and places the result in the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

Exceptions

1200UP x x x x x

FBSTP—Packed Decimal (BCD) Store and Pop

Format

WAIT	op1	m/op/rm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DF m6rm	CD I F mör m	530 + EA (520-540) + EA	mem-op – ST popistack	FBSTP FORECAST

Operation

The packed decimal store and pop stack instruction converts the contents of the stack top to a packed decimal integer, stores the result at the destination in memory, and pops the floating point stack.

Exceptions

1 Z D O U P X

Note

FBSTP produces a rounded integer from a non-integral value by adding 0.5 to the value and then deleting least significant bits.

1-

Users who are concerned about rounding may precede FBSTP with FRNDINT.

FBLD—Packed Decimal (BCD) Load

Format

WAIT	op1	m/op/rm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DF m4rm	CD IF m4rm	300 + EA (290-310) + EA	push stack ST ← mem-op	FBLD YTD, SALES

Operation

The BCD load instruction converts the memory operand from packed decimal to temporary real and pushes the result onto the stack. The sign of source is preserved, including the case when the value is negative zero.

Exceptions

IZDQUP

X

Note

The packed decimal digits of the source are assumed to be in the range 0-9H. The instruction does not check for invalid digits (A-FH) and the result of attempting to load an invalid encoding is undefined.

FCLEX/FNCLEX—Clear Exceptions

Format

Т

TIAW	op1	op2		
8087 Encoding	€mulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
89 DB E2	CD 1B E2	5 2-8	clear 8087 exceptions	FÖLEX
90 OB E2	CD 1B E2	5 2-8	clear 8087 exceptions (no wait)	FNCLEX

Operation

This instruction clears all exception flags, the interrupt request flag and the busy flag in the status word. As a consequence, the 8087's INT and BUSY lines go inactive. The FCLEX form of this instruction is preceded by an assembler-generated WAIT instruction.

Exceptions

IZDOUP

Description

ENCLEX is used in critical areas of code where a WAIT instruction might result in a deadlock. FCLEX is used to insure that the processor control instruction executes only after completion of any operation in progress in the NOP.

FCHS—Change Sign

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 E0	CD 19 E0	15 10+17	ST·-S⊺	FCHS

Operation

The change sign instruction complements the sign on the stack top element.

Exceptions

TZDÖUP X

FCOM

Note

NANs and ∞ (projective) cannot be compared and return C3 = C0 = 1 as shown above.

The following procedures can be used to store the status word from this instruction and test the compare result.

The condition code can be transferred from the 8087 status byte to memory, an 8086 register, or the 8086 flags register. For example, the code required to transfer the information to the flags register is:

```
      FSTSW STAT_87
      ;STORE RESULT FROM FCOM

      FWAIT
      ;WAIT FOR STORE

      MOV AH, BYTE PTR STAT_87+1
      ;MOVE STATUS BYTE TO AH

      SAHF
      ;LOAD INTO 8086 FLAGS REGISTER
```

The 8086 instructions are now used to execute a conditional branch on the result of the compare as follows:

JB - ;JUMP if ST < source OR ST ? source JBE - ;JUMP IF ST ≤ source OR ST ? source JA - ;JUMP IF ST > source and NOT ST ? source JAE - ;JUMP IF ST > source and NOT ST ? source JE - ;JUMP IF ST = source or ST ? source JNE - ;JUMP IF ST ≠ source and NOT ST ? source

FCOM—Compare Real

Format

Compare Stack top and Stack element

WAIT	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 D1	CD 18 D1	45 40-50	ST ST(1)	FCOM
9B D8 D0 + i	CD 18 D0 + i	45 40-50	ST ST(i)	FCOM ST(2)

Compare Stack top and memory operands

WAIT op1 m/op/rm	addr1	addr2
------------------	-------	-------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Goding Example
98 D8 m2rm	CD 18 m2rm	65 + EA (60-70) + EA	ST - memop (short-real)	FCOM WAVELENGTH
9B DC m2rm	CD 1C m2rm	70 + EA (65-75) + EA	ST - memop (long real)	FCOM MEAN

Operation

The compare real instruction compares the stack top with the source operand. The source operand may be a stack element or short or long real memory operand. If no operand is coded. ST is compared with ST(1).

Exceptions

IZDOUP х

Х

Description

Following the instruction, the condition codes in the 8087 status byte reflect the order of the operands as follows:

C3	C2	C0	ORDER
Û	0	0	ST > source
0	0	1	ST < source
1	0	0	ST - source
1	1	1	ST ? source

Format

Compare Stack top and Stack element and pop

WAIT	op1	op2+i

FCOMP

Description

Following the instruction, the condition codes in the 8087 status byte reflect the order of the operands as follows:

C3	Ç2	C0	ORDER
0	٥	0	ST > source
0	0	1	ST < source
1	0	0	ST = source
1	1	1	ST? source

Note

NANs and ∞ (projective) cannot be compared and return C3 = C0 = 1 as shown above.

The following procedures can be used to store the status word from this instruction and test the compare result.

The condition code can be transferred from the 8087 status byte to memory, an 8086 register, or the 8086 flags register. For example, the code required to transfer the information to the flags register is:

 FSTSW STAT_87
 ;STORE RESULT FROM FCOM

 FWAIT
 ;WAIT FOR STORE

 MOV AH, BYTE PTR STAT_87+1
 ;MOVE STATUS BYTE TO AH


 SAHF
 ;LOAD INTO 8086 FLAGS REGISTER

The 8086 instructions are now used to execute a conditional branch on the result of the compare as follows:

JB - ;JUMP if ST < source OR ST ? source JBE - ;JUMP IF ST ≤ source OR ST ? source JA - ;JUMP IF ST > source and NOT ST ? source JAE - ;JUMP IF ST ≥ source and NOT ST ? source JE - ;JUMP IF ST ≈ source or ST ? source JNE - ;JUMP IF ST ≠ source and NOT ST ? source

FCOMPP—Compare Real and Pop Twice

Format



Operation

The compare real and pop stack twice instruction compares the stack top with ST(I) and pops the floating point stack twice, discarding both operands. No operands may be explicitly coded with this instruction.

Exceptions

IZDOUP

X X

Description

Following the instruction, the condition codes in the 8087 status byte reflect the order of the operands as follows:

C3	C2	CO	ORDER
0	0	0	ST > source
0	0	1	ST < source
1	0	0	ST = source
1	1	1	ST ? source

Note

NANs and ∞ (projective) cannot be compared and return C3 = C0 = 1 as shown above.

The following procedures can be used to store the status word from this instruction and test the compare result.

The condition code can be transferred from the 8087 status byte to memory, an 8086 register, or the 8086 flags register. For example, the code required to transfer the information to the flags register is:

FSTSW STAT_87	;STORE RESULT FROM FCOM
EWAIT	;WAIT FOR STORE
MOV AH, BYTE PTR STAT_87+1	
SAHF	;LOAD INTO 8086 FLAGS REGISTER

FCOMPP

The 8086 instructions are now used to execute a conditional branch on the result of the compare as follows:

 \sim

JB - ;JUMP if ST < source OR ST ? source JBE - ;JUMP IF ST \leq source OR ST ? source JA - ;JUMP IF ST > source and NOT ST ? source JAE - ;JUMP IF ST > source and NOT ST ? source JE - ;JUMP IF ST = source or ST ? source JNE - ;JUMP IF ST \neq source and NOT ST ? source

FDECSTP—Decrement Stack Pointer

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typicał Rango	Operation	Coding Example
9B D9 F6	CD 19 F6	9 6-12	stack pointer ~ 2 stack pointer = 1	FDECSTP

Operation

This instruction subtracts 1 from the stack top pointer in the status word. No tags or registers are altered, nor is any data transferred. Executing FDECSTP when the stack top pointer is 0, changes the pointer to 7.

Exceptions

IZDOUP

FDISI/FNDISI-Disable Interrupts

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
96 DB E1	CD 1B E1	5 2 B	Set 8087 interrupt mask	FDISI
90 OB E)	CD 1B E1	5 2-8	Set 8087 interrupt mask (no wait)	FNDISI

Operation

The instruction sets the interrupt enable mask in the control word and prevents the NDP from issuing an interrupt request. The FDISI form of this instruction is preceded by an assembler-generated WAIT.

Exceptions

1 Z D O U P

Description

The NO WAIT form of the instruction (FNDISI) is intended for use in critical code regions where a WAIT instruction might induce an endless wait.

Note

If WAIT is decoded with pending exceptions, the 8087 generates an interrupt-masked or not.

FDIV—Divide Real

Format

Stack top and Stack element

WAIT	0p1	op2+i
8087	Emulator	Execution Clocks

Encoding	Encoding	Typical Range	Operation	Coding Example
9B D8 F0 + i	CD 18 F0 + i	198 1 9 3-203	\$1 - \$T/\$T(i)	FDIV ST.ST(2)
9B DC F8+1	CD 1C F8++	19A 193-203	ST(i) + ST(i)/ST	FDIV ST(3).ST

Stack top and memory operand

WAIT	op1	m/op/rm	addr1	addr2

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 m6rm	CD 18 m6/m	220 + EA (215-225) + EA	ST ← ST/mem-op (short-real)	FDIV DISTANCE
98 DC m6rm	CD 1C mõrm	225 + EA (220-230) + EA	ST — ST/mem-op (iong-real)	EDIV GAMMA

Operation

The divide real instructions divide the destination by the source and return the quotient to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The divide real and pop stack instruction divides one of the stack elements by the stack top, replaces the stack element with the quotient, and then pops the floating point stack.

Exceptions

I Z D O U P x x x x x x

FDIVP—Divide Real and Pop

Format

WAIT	op1	op2+i		
6087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DE F9	GD 1E F9	202 197-207	ST(1) ~ ST(1)/ST pop slack	FOIN
98 DE F8 + 1	CD 1E F8++	202 197-207	ST(i) ← ST(i)/ST pop stack	FOIVP ST(3),ST

Operation

The divide real instructions divide the destination by the source and return the quotient to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The divide real and pop stack instruction divides one of the stack elements by the stack top, replaces the stack element with the quotient, and then pops the floating point stack.

Exceptions

I Z D O U P X X X X X X

FDIVR—Divide Real Reversed

Format

Stack top and Stack element

WAIT	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 F6+i	CD 18 F8++	199 194-204	ST - ST(i)/ST	FDIVE ST.ST(2)
9B OC F0 + i	CD 1C F0 + I	199 194-204	ST(i) + ST/ST(i)	FDIVE ST(3),ST

Stack top and memory operand

WAIT	opt	m/op/rm	addr1	addr2
***		in/op/in		

8087 Encoding	Emulalor Ençoding	Execution Clocks Typical Range	Operation	Coding Example
9B D8 m7rm	CD 18 m7rm	221 + EA (216-226) + EA	ST ~ mem-op/ST (short-real)	FDIVR RATE
98 DC m7rm	CD 1C m7rm	226 + E A (221-231) + E A	ST ← mem-op/ST (long-real)	FDIVR SPEED

Operation

The divide real reversed instructions divide the source operand by the destination and return the quotient to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The reverse divide and pop stack instruction divides the stack top by one of the stack elements and returns the quotient to the stack element. The floating point stack is then popped.

Exceptions

1 Z D O U P

FDIVRP-Divide Real Reversed and Pop

Format

TIAW	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DE F1	CD 1E F1	203 198-208	ST(1) — ST/ST(1) popistack	FDIVR
98 DE F0 + I	CD 1E F0 + I	203 198-208	$ST(i) \leftarrow ST/ST(i)$	FDIVRP ST(4).ST

Operation

The divide real reversed instructions divide the source operand by the destination and return the quotient to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The reverse divide and pop stack instruction divides the stack top by one of the stack elements and returns the quotient to the stack element. The floating point stack is then popped.

Exceptions

] Z D O U P x x x x x x x

FENI/FNENI—Enable Interrupts

Format

WAIT	op1	op2		
B087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DO E0	CD 1B E0	5 2-8	clear 8087 interrupt mask	FENI
90 DB E0	CD 1B E0	5 2-8	clear 8087 interrupt mask (no wait)	FNENI

Operation

This instruction clears the interrupt enable mask in the control word, allowing the 8087 to generate interrupt requests. The FEN1 form of this instruction is preceded by an assembler-generated WAIT instruction.

Exceptions

IZDOUP

Description

The NO WAIT form of the instruction (FNENI), is intended for use in critical code regions where a WAIT instruction might induce an endless wait.

The WAIT form of this instruction (FENI), should be used in all non-critical code regions. This form insures that the processor control instruction executes after completion of any operation in progress in the NEU.

FFREE-Free Register

Format

WAIT	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DD C0 + I	CD 1D C0 + i	11 9-16	TAG(i) masked emoty	FFREE ST(1)

Operation


This instruction changes the destination stack element's tag to empty. The contents of this stack element are unaffected.

Exceptions

1 Z D O U P

FIADD—Integer Add

Format



Operation

This instruction adds the integer memory source to the top of the stack and returns the sum to the destination at the top of the stack.

Exceptions

~

1 Z D O U P X X X X

FICOM—Integer Compare

Format

WAIT	op1	m/op/rm	n addri	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 OA m2rm	CD 1A m2rm	85 + EA (78-91) + EA	ST – mem-op (shor(integer)	FICOM PASSES
98 DE m2rm	CD1Em2rm	80 + EA (72-86) • EA	ST - mem-op (word integer)	FICOM CENTS

Operation

The integer compare instructions convert the memory operand (a word or short binary integer) to temporary real and compare it with the top of the stack.

Exceptions

IZDOUP x x

Description

Following the instruction, the condition codes in the 8087 status byte reflect the order of the operands as follows:

C3	C2	CO	ORDER
Ð	0	0	ST > source
0	0	1	ST < source
1	0	C	ST = source
1	1	1	ST ? source

Note

NANs and ∞ (projective) cannot be compared and return C3 = C0 = 1 as shown above.

The following procedures can be used to store the status word from this instruction and test the compare result.

The condition code can be transferred from the 8087 status byte to memory, an 8086 register, or the 8086 flags register. For example, the code required to transfer the information to the flags register is:

FSTSW STAT_87	STORE RESULT FROM FICOM
FWAIT	;WAIT FOR STORE
MOV AH, BYTE PTR STAT_87+1	;MOVE STATUS BYTE TO AH
SAHF	;LOAD INTO 8086 FLAGS REGISTER

FICOM

The 8086 instructions are now used to execute a conditional branch on the result of the compare as follows:

FICOMP—Integer Compare and Pop

Format

WAIT	op1	m/op/rm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DA m3rm	CD 1A m3rm	87 ~ EA (80-93) ≁ EA	ST – mem-op popistack (short integer)	FICOMP LIMIT
9B DE m3rm	CD 1E m3rm	82 - EA (74-88) + EA	ST – mem-op popistäck (word integer)	FICOMP SAMPLE

Operation

The integer compare instructions convert the memory operand (a word or short binary integer) to temporary real and compare it with the top of the stack. FICOMP additionally discards the value in ST by popping the floating point stack.

Exceptions

1 Z D D U P X X

Description

Following the instruction, the condition codes in the 8087 status byte reflect the order of the operands as follows:

C3	C2	CO	ORDER
0	٥	0	ST > source
0	0	1	ST < source
1	0	0	ST – source
1	1	1	ST ? source

Note

NANs and ∞ (projective) cannot be compared and return C3 = C0 = 1 as shown above.

The following procedures can be used to store the status word from this instruction and test the compare result.

The condition code can be transferred from the 8087 status byte to memory, an 8086 register, or the 8086 flags register. For example, the code required to transfer the information to the flags register is:

```
FSTSW STAT_87 ;STORE RESULT FROM FICOMP
FWAIT ;WAIT FOR STORE
MOV AH, BYTE PTR STAT_87+1 ;MOVE STATUS BYTE TO AH
SAHF ;LOAD INTO 8086 FLAGS REGISTER
```

FICOMP

~

The 8086 instructions are now used to execute a conditional branch on the result of the compare as follows:

JB - ;JUMP if ST < source OR ST ? source JBE - ;JUMP IF ST ≤ source OR ST ? source JAE - ;JUMP IF ST > source and NOT ST ? source JAE - ;JUMP IF ST > source and NOT ST ? source JE - ;JUMP IF ST = source or ST ? source JNE - ;JUMP IF ST ≠ source and NOT ST ? source

FIDIV-Integer Divide

Format

WAIT	op1	miopirm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DA môrm	CD 1A m6rm	236 + EA (230-243) + EA	ST = ST/mem-op (short integer)	FIDIV SURVEY
98 DE m6rm	CD1E mõrm	230 + E A (224-238) + E A	ST ← S1/mem-op (word integer)	FIDIV ANGLE

Operation

The integer divide instruction divides the top of the stack by the integer memory operand and returns the quotient to the top of the stack.

~~

Exceptions

IZDOUP XXXXXX

Format WAIT m/op/rm addr2 op1 addr1 Execution 8087 Emulator Clocks Operation Coding Example Encoding Encoding Typical Range 9B DA m7rm CD 1A m7rm 237 - EA ST + mem-op/ST FIDIVR COORD (231-245) - EA (short integer) 9B DE m7rm CD 1E m7rm 230 + E A FIDIVE FREQUENCY ST + mem-op/ST (225-239) + EA (word integer)

FIDIVR-Integer Divide Reversed

Operation

The reversed integer divide instruction divides the integer memory operand by the top of the stack and returns the quotient to the stack top.

Exceptions

I Z D O U P X X X X X X

FILD—Integer Load

CD 1F môrm

Format

TIAW	opt	m/op/rm	addr1	addr2	
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Codir	ng Example
98 DB m0rm	CD 1B m0rm	56 + EA (52-60) + EA	push stack ST - mem-op (short integer)	FILD	STANDOFF
9B DF m01m	CD 1F m0rm	50 + EA (46-54) + EA	push stack ST ← mem-op (word integer)	FILD	SEQUENCE

64 – EA

(60-6B) + EA

Operation

9B DF m5rm

The integer load instruction converts the integer memory operand from its binary integer format (word, short, or long) to temporary real and pushes the result onto the stack. The new stack top is tagged zero if all bits in the source were zero, and is tagged valid otherwise.

push stack

ST - mem-op (long integer) FILD RESPONSE

Exceptions

IZDOUP X

FIMUL—Integer Multiply

Format

WAIT	op1	m/op/rm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DA m1rm	CD 1A m1rm	136 + EA (130-144) + EA	ST ← ST • mem-ap (short integer)	FIMUL BEARING
98 DE m1rm	CD1Em11m	130 + EA (124 138) + EA	ST ← ST * mem-op (word integer)	FIMUL POSITION

Operation

The integer multiply instruction multiplies the integer memory operand and the top of the stack and returns the product to the top of the stack.

Exceptions

IZDOUP XXXX

FINCSTP—Increment Stack Pointer

Format

WAIT	op1	op2	_	
6067 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B 09 F7	CD 19 F7	9 6-12	stack pointer ← stack pointer + 1	FINCSTP

Operation

The stack pointer increment instruction adds 1 to the stack top pointer in the status word. It does not alter tags or register contents, nor does it transfer data. It is not equivalent to popping the stack since it does not set the tag of the previous stack to empty. Incrementing a stack pointer of 7 changes it to 0.

Exceptions

IZDOUP

FINIT/FNINIT-Initialize Processor

Format

TIAW	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DB E3	GD 18 E3	5 2-8	initialize 8087	FINIT
90 DB E3	CD 18 E3	5 2-8	initialize 8087 (no wai1)	FNINIT

Operation

The initialize processor instruction performs the functional equivalent of a hardware RESET, except that it does not affect the instruction fetch synchronization of the 8087 and its CPU. FINIT/FNINIT sets the control word to 03FFH, empties all floating point stack elements, and clears exception flags and busy interrupts. The FINIT form of this instruction is preceded by an assembler-generated WAIT instruction.

Exceptions

IZDOUP

Note

The system should call the INIT87 procedure in licu of executing FINIT/FNINIT when the processor is first initialized, for compatability with the 8087 emulator.

FIST—Integer Store

Format

WAIT	op1	m/op/rm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DB m2rm	CD 1B m2rm	88 + EA (82-92) + EA	mem-op ← ST short integer}	FIST COUNT
9B DF m2rm	CD 1F m2rm	86 + EA (80-90) + EA	mem-op ← ST (word integer)	FIST FACTOR

Operation

The integer store instruction rounds the contents of the stack top to an integer (according to the RC field of the control word) and transfers the result to the memory destination. The destination may define a word or short integer variable. Negative zero is stored in the same encoding as positive zero: 0000...00.

Exceptions

I 2 0 0 U P x X

FISTP—Integer Store and Pop

Format

TIAW	op1	mloplim	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DB m3rm	CD 1B m3rm	90 + EA (84-94) + EA	mem-op ← ST pop slack (short integer)	FISTP CORRECTED
98 DF m3rm	CD 1F m3rm	88 + EA (82-92) + EA	mem-op — ST pop stack (word integer)	FISTP ALPHA
9B DF m7rm	CD 1F m7rm	100 + EA (94-105) + EA	mem-op ← ST pop stack (:ong integer)	FISTP READINGS

Operation

The integer store and pop stack instruction rounds the contents of the stack top to an integer (according to the RC field of the control word) and transfers the result to the memory destination. The floating point stack is popped following the transfer. The destination may be any of the binary integer data types.

Exceptions

IZDOUP X X

FISUB-Integer Subtract

Format

WAIT	op1	m/op/rm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DA m4rm	CD 1A m4rm	125 + EA (108-143) + EA	ST ← ST mem-op (short integer)	FISUB BASE
98 DE m4rm	CD1Em4rm	120 + EA (102-137) + EA	ST ← S1 - mem-op (word integer)	FISUB SIZE

Operation

This instruction subtracts the integer memory operand from the top of the stack and returns the difference to the top of the stack.

Exceptions

IZ00UP X X X X

_

FISUBR—Integer Subtract Reversed

Format

TIAW	op1	miopirm	addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DA m5rm	CD1Am5rm	125 + EA (109-144) + EA	ST - mem-op - ST (short integer)	FISUBR FLOOR
98 DE m5rm	CD 1E m5rm	120 + EA (103-139) + EA	ST - mem-op - ST (word integer)	FISUBR BALANCE

Operation

The integer subtract reversed instruction subtracts the stack top from the integer memory source and returns the difference to the stack top.

Exceptions

IZDOUP XXXXX

FLD—Load Real

Format

Stack element to Stack top

WAIT	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9BD9C0+i	CD 19 C0 + i	20 17-22	T ₁ - ST(i) pushistack ST • T ₁	FLD ST(2)

Memory operand to Stack top

				<u> </u>
WAIT	opt	m/op/rm	addr1	addr2

8087 Encoding	Emutator Encoding	Execution Clocks Typical Range	Operation	I	Coding Example
9B ()9 m0rm	CD 19 m0rm	43 + EA (38-56) + EA	push stack ST ← mem-op (short real)	FLD	READING
98 DD mûrm	CD 10 mQrm	46 + EA (40-60) + EA	push stack ST ← mem-op (long real)	FLD	TEMPERATURE
98 DB m5rm	CO 1 B m \$rm	67 + EA (53-65) + EA	push slack ST + mem-op (temp real)	FLD	SAVEREADING


Operation

The load real instruction pushes the source operand onto the top of the floating point stack. This is done by decrementing the stack pointer by one and then copying the contents of the source to the new stack top. The source may be a stack element on the stack (ST(i)), or any of the real data types in memory. Short and long real source operands are converted to temporary real automatically. Executing FLD ST(0) duplicates the old stack top.

Exceptions

IZDOUP XX

FLDCW—Load Control Word



Operation

This instruction replaces the current processor control word with the word defined by the source operand.

Exceptions

JZDOUP

Description

This instruction is typically used to establish, or change, the 8087's mode of operation.

Note

If an exception bit in the status word is set, loading a new control word that unmasks that exception and clears the interrupt enable mask will generate an immediate request before the next instruction is executed. When changing modes, the recommended procedure is to first clear any exceptions and then load the new control word.

FLDENV—Load Environment

Format

WAIT	op1	m/op/m	n addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 m4rm	CD 19 m4rm	40 + EA (35-45) + EA	8087 environment ← mem-op	FLDENV ENV_STORE

Operation

The load environment instruction reloads the 8087 environment from the memory area defined by the source operand. This data should have been written by a previous FSTENV/FNSTENV instruction.

Exceptions

IZDOUP

Description

CPU instructions may immediately follow FLDENV, but no subsequent NDP instruction should be executed without an intervening FWAIT or assembler-generated WAIT.

~~

Note

Loading an environment image that contains an unmasked exception causes an immediate interrupt request from 8087 (assuming IEM = 0 in the environment image).

FLDLG2—Load Log₁₀2

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 EÇ	CD 19 EC	21 18-24	push stack ST – log _{it} 2	FLDLG2

Operation

The load log base 10 of 2 instruction pushes the value $\log_{10} 2$ onto the top of the floating point stack. The constant has temporary real precision of 64 bits and accuracy of approximately 19 decimal digits.

Exceptions

1 Z D O U P

х

FLDLN2—Load Log₂

Format

WAIT	opt	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 ED	CD 19 ED	20 17-23	oush stack S7 ← log _e 2	FLDLN2

Operation

The load log base e of 2 instruction pushes the value $\log_e 2$ onto the top of the floating point stack. This constant has temporary real precision of 64 bits with an accuracy of approximately 19 decimal digits.

Exceptions

IZDOUP X

FLDL2E—Load Log₂e

Format

WAIT	op1	ор2	<u>_</u>	
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 EA	CD 19 EA	1B 15-21	push stack ST — log ₂ e	FLDL2E

Operation

The load log base 2 of e instruction pushes the value $\log_2 e$ onto the top of the floating point stack. This value has full temporary real precision of 64 bits.

Exceptions

IZDÓUP X

FLDL2T-Load Log₂10

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 E9	CD 19 E9	19 16-22	push slack ST ← log ₂ 10	FLOL2Ĭ

Operation

The load log base 2 of 10 instruction pushes the constant $\log_2 10$ onto the stack. This constant has temporary real precision of 64 bits with accuracy of approximately 19 decimal digits.

Exceptions

I Z D Q U P X

FLDPI—Load π

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 EB	CD 19 EB	19 16-22	push stack ST • n	FLDPI

Operation

This instruction pushes π onto the top of the stack. The π value has full temporary real precision of 64 bits with an accuracy of approximately 19 decimal digits.

Exceptions

IZDDUP X

FLDZ—Load +0.0

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Rang e	Operation	Coding Example
9B 09 EE	CD 19 EE	14 11-17	push stack ST ← 0.0	FLDZ

Operation

The load zero instruction pushes the value ± 0.0 onto the top of the floating point stack. The constant has temporary real precision of 64 bits.

Exceptions

IZDOUP X

FLD1—Load +1.0

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 O9 E8	CD 19 EB	1 8 15-21	push stack ST — 1.0	FLD1

Operation

This instruction pushes the constant +1.0 onto the top of the floating point stack. This constant has full temporary real precision of 64 bits.

Exceptions

IZDOUP X

FMUL—Multiply Real

001

ļ

Format

WAIT

Stack top and Stack element

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D8 C8 + I	CD 18 CB + i	138* 130-145*	ST + ST • ST(i)	FMUL ST,ST(3)
9B DC C8 + I	CD 1C C8 + i	138° 130-145°	ST(i) - ST(i) • ST	FMUL ST(2),ST
		Clocks are	97 when one or both 90-105	operands are short.

0p2+i

Stack top and memory operand

	WAIT	op1	m/op/rm	addr1	addr2
--	------	-----	---------	-------	-------

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 m1rm	CD 18 m³rm	118 + EA (110-125) + EA	ST ST - mem-op (short real)	FMUL SPEED
98 DC m1rm	CD 1C m1rm	161 + EA* (154-168) + EA*	ST – ST * mem-op (long real)	FMUL HEIGHT
		*Clocks are [1	120 + EA (12-126) → EA	or both operands are short


Operation

The multiply real instruction multiplies the destination operand by the source and returns the product to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

Exceptions

I Z D O U P X X X X X

FMULP—Multiply Real and Pop



Operation

1

The multiply real instruction multiplies the destination operand by the source and returns the product to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The multiply real and pop stack instruction multiplies one of the stack elements by the stack top, replaces the stack element with the product, and then pops the floating point stack.

Exceptions

I Z D Ó U P X X X X X

FNOP-No operation

Format

WAIT	001	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 D0	CD 19 D0	13 10-16	ST ← ST	FNOP


Operation

This operation stores the stack top to the stack top and thus effectively performs no operation.

Exceptions

IZDOUP

FPATAN—Partial Arctangent



Operation

The partial arctangent instruction computes the function $\Theta = ARCTAN(Y/X)$. X is taken from the top stack element and Y from ST(1). Y and X must observe the inequality $0 \le Y \le X \le +\infty$. The instruction pops the floating point stack and returns Θ to the new stack top, overwriting the Y operand.

Exceptions

1200UP * XX

Toperands not checked

Description

This instruction assumes that the operands are valid and in-range. To be considered valid, an operand must be normalized. If an operand is either invalid or out-orrange, the instruction will produce an undefined result without signalling an exception.

FPREM—Partial Remainder

Format

TIAW	op1	op2		
8067 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 F8	CD 19 F8	1 25 15-190	ST - REPEAT (ST - ST(1))	FPREM

Operation

This instruction performs modulo division on the stack top by ST(1). FPREM produces an EXACT result; the precision exception does not occur. The sign of the remainder is the same as the sign of the original dividend.

Exceptions

I Z D O U P X X X

Description

FPREM operates by performing successive subtractions. It can reduce a magnitude difference of up to 2^{n_1} in one execution. If FPREM produces a remainder that is less than the modulus (ST(1)), the function is complete and bit C2 of the status word condition code is cleared. If the function is incomplete, C2 is set to 1; the result in ST is then called the partial remainder.

Software can be used to inspect C2 by storing the status word following execution of FPREM and re-executing the instruction (using the partial remainder in ST as the dividend), until C2 is cleared. An alternate possibility is comparing ST to ST(1) to determine when the function is complete. If ST > ST(1), FPREM must be executed again. If ST = ST(1), the remainder is 0 and execution is complete. If ST < ST(1), execution is complete and the remainder is ST.

Note


A context switch between the instructions in the remainder loop can be forced by a higher priority interrupting routine which needs the 8087.

One important use of FPREM is to reduce arguments (operands) of periodic transcendental functions to the range permitted by these instructions. For example, the FPTAN (tangent) instruction requires its argument to be less than $\pi/4$. Using $\pi/4$ as a modulus, FPREM will reduce an argument so that it is in the range of FPTAN. Because FPREM produces an exact result, the argument reduction does NOT introduce roundoff error into the calculations even if several iterations are required to bring the argument into range. The rounding of π produces a rounded period rather than a rounded argument.

FPREM also provides the least-significant three bits of the quotient generated by FPREM (in C_3 , C_1 , C_0). This is also important for transcendental argument reduction since it locates the original angle in the correct one of eight $\pi/4$ segments of the unit circle.

FPTAN—Partial Tangent

Format



Operation

The partial tangent instruction computes the function $Y/X = TAN(\Theta)$. Θ is taken from the top stack element. The value of Θ must be within the range $0 \le \Theta \le \pi/4$. The result of the operation is a ratio; y replaces Θ in the stack and X is pushed, becoming the new stack top. Θ is measured in radians.

Exceptions

IZDQUP* X X

*operands not checked

Description

The ratio result of FPTAN is designed to optimize the calculation of the other trigonometric functions.

This instruction assumes that the operand is valid and in-range; to be considered valid, an operand must be normalized. If the operand is invalid or out-of-range, the instruction will produce an undefined result without signalling an exception.

FRNDINT-Round to Integer

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 FC	CD 19 FC	45 16-50	ST ← nearest integer (ST)	FRNDINT

Operation

This instruction rounds the top stack element to an integer.

Exceptions

Description

Assume that ST contains the 8087 real number encoding of the decimal value 155.625. FRNDINT will change the value to 155 if the RC field of the control word is set to down or chop; or to 156 if it is set to up or nearest.

FRSTOR—Restore Saved State

Format WAIT addr2 op1 m/op/rm addr1 Execution 6087 Emulator Clocks Operation Coding Example Encoding Encodina Typical Range 9B DD m4rm CD 1D m4rm 202 · EA 8087 state + mem-op FRSTOR STATE SAVE (197-207) + EA

Operation

The restore state instruction reloads the 8087 from the 94-byte memory area defined by the source operand. This information should have been written by a previous FSAVE/FNSAVE instruction.

Exceptions

IZDOUP

Note

CPU instructions may immediately follow FRSTOR, but no NDP instruction should be executed without an intervening FWAIT or an assemblergenerated WAIT.

The 8087 resets to its new state at the conclusion of the FRSTOR. The 8087 will, for example, generate an immediate interrupt request if indicated by the exception and mask bits in the memory image.

FSAVE/FNSAVE—Save State

Format

WAIT	op1	m/op/rm	addr1	addr2	

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B DD m6rm	CD 1D m6rm	202 + EA (197-207) + EA	mem-op - 8067 state	FSAVE STATE SAVE
90 DD m6rm	CO 1D m6r™	202 + EA (197-207) · EA	mem-op 8087 state (no wait)	FNSAVE STATE

Operation

The save state instruction writes the full 8087 state—environment plus register stack—to the memory location specified in the destination operand, and initializes the NDP. The FSAVE form of this instruction is preceded by an assembler-generated WAIT instruction.

Exceptions

IZDOUP

Description

Figure 6-8 shows the 94-byte save area layout. Typically, FSAVE/FNSAVE will be coded to save this image on the CPU stack.

If an instruction is executing in the 8087 when FNSAVE is decoded, the CPU queues the save and delays its execution until the running instruction completes normally, or encounters an unmasked exception. The save image, therefore, reflects the state of the 8087 following completion of any running instruction. After writing the state image to memory, FSAVE/FNSAVE initializes the 8087 as if FINIT/FNINT had been executed.

FSAVE/FNSAVE is useful whenever a program wants to save the current state of the NDP and initialize it for a new routine. Three examples are:

- 1. An operating system needs to perform a context switch (suspend the task that has been running and give control to a new (ask);
- 2. An interrupt handler needs to use the 8087;
- 3. An application task wants to pass a "clean" 8087 stack to a sub-routine.

FSAVE/FNSAVE




Figure 6-8. FSAVE/FRSTOR Memory Layout

Note

FSAVE/FNSAVE, like FSTENV/FNSTENV, must be protected from any other 8087 instruction that might execute while the save is in progress. When FSAVE is coded, this can be insured by placing an explicit FWAIT in front of a subsequent no-wait mnemonic, if there is one. When FSAVE is executed with CPU interupts disabled, an FWAIT should be executed before CPU interrupts are enabled or any subsequent 8087 instruction is executed. Because the FNSAVE initializes the NDP, there is no danger of the FWAIT causing an endless wait. Other CPU instructions may be executed between the FNSAVE and the FWAIT; this will reduce interrupt latency if the FNSAVE is queued in the 8087.

FSCALE—Scale

Format

WAIT	op1	0p2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 FD	CD 19 FD	35 32-38	ST + ST • 2 ^{\$T(1)}	FSCALE

Operation

This instruction interprets the value contained in ST(1) as an integer, and adds this value to the exponent of the number in ST. ST(1) must be in the range $-2^{15} \le ST(1) \le +2^{15}$ and ST(1) must be an integer.

Exceptions

IZDOUP X XX

Description

FSCALE is particularly useful for scaling the elements of a vector because it provides rapid multiplication or division by integral powers of 2.

Note

ESCALE assumes the scale factor in ST(1) is an integral value in the range $-2^{13} \le x \le 2^{13}$. If the value is not an integer, but is in-range and is greater in magnitude than 1, FSCALE uses the nearest integer smaller in magnitude, i.e., it chops the value toward 0. If the value is out of range, or $0 \le |x|| \le 1$, the instruction will produce an undefined result and will not signal an exception. The recommended practice is to load the scale factor from a word integer to ensure correct operation.

FSQRT—Square Root

Format

TIAW	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 FA	CD 19 FA	183 180-186	\$ T ← √ \$1	FSQRT

Operation

This instruction replaces the contents of the top of the stack with its square root. ST must be in the range $-0 \le ST \le +\infty$.

Exceptions

 \sim

1 Z D O U P X X X

FST-Store Real

Format

Stack top to Stack element

WAIT	op1	op2+i		
8087 Encoding	Émulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9 B DD D0 + i	CD 1D D0 + i	18 15-22	ST(1) ← ST	FST ST(4)

Stack top to memory operand

1	WAIT	001	m/op/rm	addr1	addr2
L				<u> </u>	

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 m2rm	CD 19 m2rm	87 + EA (84-90) + EA	mem-op ST (short-real)	FST MEAN
98 OD m2rm	CD 1D m2rm	100 + EA (96-104) + EA	mem-op ← ST (long-real)	FST READING

Operation

The store real instruction transfers the top of the stack to the destination, which may be another stack element or a short or long real memory operand. If the destination is short or long real, the significand is rounded to the width of the destination according to the RC field of the control word and the exponent is converted to the width and bias of the destination format.

Exceptions

IZDOUP

x x x x

Note

If the stack top is tagged special (it contains ∞ , a NAN, or a denormal), the stack top significand is not rounded. In this case, the least significant bits of the stack top are deleted to fit the destination. The exponent is treated in the same way. This preserves the value's identification as ∞ , or a NAN (exponent of all ones), or a denormal (exponent all zeros) so that it can be properly loaded and tagged later in the program, if desired.

FSTCW/FNSTCW—Store Control Word

WAIT	0p1	m/op/rm	ador1	addr2
8087 Encoding	Emulator Encoding	Execution Clacks Typical Range	Operation	Coding Example
98 09 m7rm	CD 19 m7rm	15 + EA (12-18) + EA	mem-op – processor control word	FSTCW CONTROL
90 09 m7rm	CD 19 m7rm	15 + EA (12-18) + EA	mem-op ← processor control word (no wait)	FNSTSW CONTROL

Operation

The store control word instructions write the current processor control word to the memory location defined by the destination. The FSTCW form of this instruction is preceded by an assembler-generated WAIT instruction.

Exceptions

IZDOUP

Description

When application tasks are running, the WAIT form of this instruction should be used. The NO WAIT form is provided for use in critical code regions where a WAIT instruction might induce an endless wait.

FSTENV/FNSTENV—Store Environment

Format

WAIT	op1	m/op/rm	n addr1	addr2
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 m6rm	CD 19 m6rm	45 + EA (40-50) + EA	mem-op = 8067 environment	FSTENV ENVIRON
90 D9 m6rm	CD 19 m6rm	45 + EA (40-50) + EA	mem-op – 8087 environment (no wait)	FNSTENV ENVIRON

Operation

This instruction writes the 8087 basic status (control word, status word, and tag word) and exception pointers to the memory location defined by the destination operand. The FSTENV form of this instruction is preceded by an assemblergenerated WAIT instruction.

Exceptions

IZDOUP

Description

FSTENV/FNSTENV is often used by exception handlers because it provides access to the exception pointers which identify the offending instruction and operand.

FSTENV/FNSTENV typically saves the environment on the CPU stack. After the environment is saved, FSTENV/FNSTENV sets all exception masks in the processor; it does not affect the interrupt enable mask. Figure 6-9 shows the format of the environment data in memory. If FNSTENV is decoded while another instruction is executing concurrently in the NEU, the 8087 does not store the environment until the other instruction has completed. The data saved by this instruction, therefore, reflects the state of the 8087 AFTER any previously decoded instruction has been executed.

Note

FSTENV/FNSTENV must be allowed to complete before any other 8087 instruction is decoded. When FSTENV is coded, an assembler-generated WAIT should precede any subsequent 8087 instruction. When using FNSTENV, with CPU interrupts disabled, an explicit FWAIT should be executed before enabling CPU interrupts.

There is no risk of the FWAIT causing an endless wait. FNSTENV masks all exceptions so that interrupt requests from the 8087 are prevented.

FSTENV/FNSTENV




Figure 6-9. FSTENV and FLDENV Memory Layout

FSTP—Store Real and Pop

Format

Stack top to Stack element

WAIT	op1	op2+i		
8067 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DD D8 + i	CD 10 D8 + i	20 17-24	ST(i) ← ST pop stack	FSTP STI2)

Stack top to memory operand

					_
WAIT	001	m/op/rm	addr1	addr2	
			40011		

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9 B D9 m3rm	CD 19 m3/m	89 + EA (86-92) + EA	mern-op ↔ ST pop stack (short-real)	FSTP TOTAL
9B DD m3rm	CD 1D m3rm	102 + EA (98-106) + EA	mem-op ← ST pop stack {long-real}	FSTP AVERAGE
98 DB m7rm	CD 1B m7rm	55 + EA 152-58) + EA	mem-op ST pop stack (temp-rea/)	FSTP TEMP STORE

Operation

The store real and pop stack instruction transfers the top of the stack to the destination and then pops the stack. The destination may be another stack element, or memory operand (short-real, long-real, or temporary-real). If the destination is short or long real memory, the significand is rounded to the width of the destination according to the RC field of the control word and the exponent is converted to the width and bias of the destination format.

This instruction allows storing temporary real numbers into memory. Coding FSTP ST(0) is equivalent to popping the stack with no data transfer.

Exceptions

I Z D O U P X X X X

FSTSW/FNSTSW—Store Status Word

Format WAIT op1 m/op/rm addr1 addr2 Execution 8087 Emulator Clocks Operation Coding Example Encoding Encoding Typical Range 98.00 m7rm CD 10 m7rm 15 + EA mem-op - 6087 status FSTSW SAVE_STAT (12-18) + EA word 90 DD m7rm CD 1D m7rm 16 + EA mem-op + 8087 status FNSTSW SAVE_ STAT (12-18) + EA word (no wait)

Operation

The store status word instructions write the current value of the 8087 status word to the destination operand in memory. The FSTSW form of this instruction is preceded by an assembler-generated WAIT instruction.

Exceptions

IZDOUP

Description

The three primary uses of this instruction are:

- 1. To implement conditional branching following a comparison of FPREM instruction (WAIT form).
- 2. To poll the 8087 to determine if it is busy (NO-WAIT form).
- 3. To invoke exception handlers in environments that do not use interrupts (WAIT form).

Note

If the WAIT form is used with an outstanding unmasked exception, deadlock will result.

FSUB-Subtract Real

Format

Stack top and Stack element

WAIT	op1	op2 + i

8087 Encoding	Emuletor Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 E0 + i	CD 18 E0 + i	85 70-100	ST + ST - ST(i)	FSUB ST, ST(2)
98 DC E8 + i	CD 1C E8 + i	85 70-100	$ST(i) \leftarrow ST(i) - ST$	FSUB ST(3),ST

Stack top and memory operand

	WAT A IT	0.01	mionirm	addr1	1 Cobbe
1	1160	001	moprim	auun	auuiz

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 m4rm	CD 18 m4rm	105 + EA (90-120) + EA	ST ⊷ ST – mem-op (short-real)	FSUB VALUE
98 DC m4rm	CD IC m4/m	110 + EA (95-125) + EA	ST = ST = mem-op (long-real)	FSU8 BASE

Operation

The subtract real instruction subtracts the source operand from the destination and returns the difference to the destination. The source operand may be either the stack top, a stack element or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

Exceptions

I	Z	D	0	ų	P
x		x	x	χ	x

FSUBP—Subtract Real and Pop

Format

WAIT	op1	o p2 + i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D8 E8 + i	CD D8 E6 + i	90 75-105	ST(1) ← ST(1) – ST pop stack	FSUB
918 DE E8 + i	CD 1E E8 + i	90 75-105	ST(i) - ST(i) - ST pop stack	FSUBP ST(2),ST

Operation

The subtract real instruction subtracts the source operand from the destination and returns the difference to the destination. The source operand may be either the stack top, a stack element or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The subtract real and pop stack instruction subtracts the stack top from one of the stack elements, replacing the stack element with the difference and then pops the floating point stack.

Exceptions

IZDOUP XXXXX

FSUBR—Subtract Real Reversed

Format

Stack top and Stack element

·		
WAIT	0.01	op2+i
1101	Up I	0p2 + 1

8087 Encoding	£mulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 08 6 8 + i	CD D8 E8 + i	67 70-100	ST + ST(i) - ST	FSUBR ST.ST(i)
9B DC E0 + i	CD 1C E0 + i	87 70-100	ST(i) - ST - ST(i)	FSUBR ST(3),ST

Stack top and memory operand

F		r =		
WAIT	op1	m/op/rm	addr1	addr2

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Çoding Example
9B D8 m5rm	CD 18 m5rm	105 + EA (90-120) + EA	ST ← mem-op ~ ST (short-real)	FSUBR INDEX
9B DC m5rm	CD 1C m5rm	110 + EA (95-125) + EA	ST ← mem-op – ST (long-real)	FSUBR VECTOR

Operation

The reverse subtract instruction subtracts the destination from the source and returns the difference to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

FSUBRP—Subtract Real Reversed and Pop

Format

WAIT	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 DE E1	CD 1E E1	90 75-105	ST(1) + ST · ST(1) pop stack	FSUBR
98 DE E0 + 1	CD 1E E0+1	90 75-105	ST(i) = ST = ST(i) popistack	FSUBRP ST(2),ST

Operation

The reverse subtract instruction subtracts the destination from the source and returns the difference to the destination. The source operand may be either the stack top, a stack element, or a short or long real operand in memory. When the source is the stack top, the destination is one of the stack elements. When the source is a stack element or memory operand, the destination is the stack top.

The reverse subtract and pop stack instruction subtracts one of the stack elements from the stack top and returns the difference to the stack element. The floating point stack is then popped.

Exceptions

3 Z D O U P X X X X X

FTST—Test Stack Top Against +0.0

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 E4	CD 19 E4	42 38-48	ST-ST 00	FTST

Operation

The test instruction compares the element in the top of the floating point stack with zero and posts the result to the condition code.

Exceptions

IZDOUP x x

Description

		Condition Code Test Results
C3	CO	Result
0	0	ST is positive
0	1	ST is negative
1	Û	ST is zero (+ or -)
1	1	ST is not comparable (i.e., it is a NAN or projective ∞)

FWAIT—(CPU) Wait while 8087 is busy

Format

WAIT

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9 B	90	3 + 5n	8086 wait instruction	FWAIT
		3+50		

Operation

This instruction is an alternate mnemonic for the CPU WAIT instruction. FWAIT must be used instead of WAIT for 8087 emulator compatability is desired.

Exceptions

IZDOUP

Description

The FWAIT mnemonic should be coded whenever the programmer wants to synchronize the CPU to the NDP. This means that further instruction decoding will be suspended until the NDP has completed the current instruction. This is useful if the CPU wants to inspect a value stored by the NDP (i.e., FIST should be followed by FWAIT to ensure that the value has been stored before attempting to examine it).

Note

Programmers should not code WAIT to synchronize the CPU and 8087. The routines that alter an object program for 8087 emulation change any FWAITs to NOPs but do not change any explicitly coded WAITs. The program will wait forever if a WAIT is encountered in emulated execution since there is no 8087 to drive the CPU's test pin active.

FXAM—Examine Stack Top

Format

WAIT	op1	0.02		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 E5	CD 19 E5	17 12-23	set condition code	FXAM

Operation

The examine instruction reports the content of the top of the floating point stack as positive/negative and NAN/unnormal/denormal/normal/zero, or empty. The condition codes which can be generated are shown in table 6-15.

Exceptions

IZDOUP

Description

Table 6-15 lists and interprets all of the condition code values that FXAM generates. Although four different encodings may be returned for an empty register, bits C3 and C0 of the condition code are both 1 in all encodings. Bits C2 an C1 should be ignored when examining for empty.

	Condition Code			
C3	C2	C1	C0	Interpretation
0	0	0	0	+ Unnormal
0	o j	0	1	+ NAN
0	0	1	0	– Unnormal
0	0	1	1	- NAN
0	1	D	0	+ Normal
0	1	0	1	4 00
٥	1	1	0	- Normal
0	1 1	1	1	~ 00
1	e }	D	0	+ 0
1	0	0	1	Empty
1	0	1	0	- 0
1	C	1	1	Empty
1	1	0	٥	+ Dénormal
1	1 }	0	·)	Empty
1	1	1	0 }	- Denormal
1	1	1	1	Emply

Table 6-15. FXAM Condition Code Settings

FXCH—Exchange Registers

Format

Į

WAIT	op1	op2+i		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 C8	GD 19 C8	12 10-15	T, ← ST(1) ST(1) - ST ST - T,	FXCH
98 D9 C8 + 1	CD 19 C8+1	12 10-15	$T_1 \leftarrow ST(i)$ $ST(i) \leftarrow ST$ $ST \leftarrow T_1$	FXCH ST(3)

Operation

The exchange instruction swaps the contents of a stack element and the stack top. If the stack element is not explicitly coded, ST(1) is used.

Exceptions

IZDOUP X

Description

Many 8087 instructions operate only on the stack top; FXCH provides an easy way to use these instructions on lower stack elements. For example, the following sequence takes the square root of the third element from the top.

FXCH ST(3) FSQRT FXCH ST(3)

FXTRACT—Extract Exponent and Significand

Format

WAIT	op1	op2		
8087 Encoding	Emulator Enceding	Execution Clocks Typical Range	Operation	Coding Example
98 D9 F4	CD 19 F4	50 27-55	$T_1 = exponent(ST)$ $T_2 = significand(ST)$ $ST = T_1$ push stack $ST = T_2$	FXTRACT

Operation

The extract instruction "decomposes" the number in the stack top into two numbers that represent the actual value of the operand's exponent and significand fields. The "exponent" replaces the original operand on the stack and the "significand" is pushed onto the stack.

Exceptions

IZDOUP

X

Description

FXTRACT is useful in conjunction with FBSTP for converting numbers in 8087 temporary real format to decimal representations (e.g., for printing or displaying). It can also be useful for debugging, since it allows the exponent and significand parts of a real number to be examined separately.

Note

Following execution of FXTRACT, ST (the new stack top), contains the value of the original significand expressed as a real number. The sign of this number is the same as the operand's; its exponent is 0 true (16,383 or 3FFFH biased), and its significand is identical to the original operand's ST(1) contains the value of the original operand's true (unbiased) exponent expressed as a real number. If the original operand is zero, FXTRACT produces zeros in ST and ST(1) and BOTH are signed as the original operand.

Example

Assume ST contains a number whose true exponent is +4 (i.e., its exponent field contains 4003H). After executing FXTRACT, ST(1) will contain the real number +4.0; its sign will be positive, its exponent field will contains 4001+) (+2 true) and its significant field will contain 1400... 00B. In other words, the value in ST(1) will be $1.0x2^4 = 4$.

- -----

FXTRACT

If ST contains an operand whose true exponent is -7 (i.e., its exponent field contains 3FF8H), then FXTRACT will return an "exponent" of -7.0. After the instruction executes, ST(1)'s sign and exponent fields will contains C001H (negative sign, true exponent of 2) and its significand will be $1\Delta 1100 \dots 00B$. The value in ST(1) will be $-1.11x2^2 = -7.0$.

In both cases, following FXTRACT, ST's sign and significand fields will be the same as the original operand's and its exponent field will contain 3FFFH, (0 true).

FYL2X-Y Log₂X

Format

WAIT	op1	op2		
8087 Encoding	Emulator Encoding	Execution Clocks Typical Renge	Operation	Coding Example
98 D9 F1	CD 19 F1	950 900-1100	ST₁ ← ST(1) * log₂ (ST) pop stack ST ← T₁	FYL2X

Operation

This instruction calculates the function:

Z – Y*log₂X

X is taken from the stack top and Y from ST(1). The operands must be in the ranges $0 < X < \infty$ and $-\infty < Y < +\infty$. The instruction pops the stack and returns Z at the (new) stack top replacing the Y operand.

Exceptions

IZDОUР * Х

*operands not checked

Note

This function optimizes the calculation of log to any base other than two since a multiplication is always required:

 $\log_n X = \frac{1}{\log_2 n} - \log_2 X$

$FYL2XP1 - Y \cdot Log_2(X + 1)$

Format

WAIT	op1	op2		
8087 Eacoding	Emulator Encoding	Execution Clocks Typical Range	Operation	Coding Example
9B D9 F9	CD 19 F9	850 700-1000	$T_{1} = ST + 1$ $T_{2} = ST(1) * \log_{2} T,$ pop stack $ST + T_{7}$	FYL2XP1

Operation

This instruction calculates the function $Z = Y + LOG_2 (X + 1)$. X is taken from the stack top and must be in the range $0 \le |X| \le (1 - \sqrt{2/2})$. Y is taken from ST(1) and must be in the range $-\infty \le Y \le \infty$. FYL2XP1 pops the floating point stack and returns Z at the new stack top, replacing Y.

Exceptions

IZ D О U Р * Х

'operands not checked

Note

This instruction provides improved accuracy over FYL2X when computing the log of a number very close to 1. For example, when calculating 1 + Ewhere $E \le 1$, being able to input E rather than 1 + E to the function allows more significant digits to be retained.

--

 \frown

Introduction

The Macro Processing Language (MPL) of the 8086/8087/8088 Macro Assembler is a string replacement facility. It permits you to write repeatedly used sections of code once and then insert that code at several places in your program. If several programmers are working on the same project, a library of macros in include files can be developed and shared by the entire team. Perhaps MPL's most valuable capability is conditional assembly. Compact configuration-dependent code is often critical to microprocessor software design, and conditional assembly of sections of code can help to achieve the most compact code possible.

This chapter documents MPL in three parts. The first section describes how to define and use your own macros. The second section defines the syntax and describes the operation of the macro processor's built-in functions. The final section of the chapter is devoted to advanced concepts in MPL.

The first two sections give enough information to begin using the macro processor. However, sometimes a more exact understanding of MPL's operation is needed. The advanced concepts section should fill those needs.

Macro Processor Overview

The macro processor views the source file in very different terms than does the assembler. To the assembler, the source file is a series of control lines, instruction lines, and directive lines. To the macro processor, the source file is a long string of characters. Figure 7-1 illustrates these two different views of the input file.




Figure 7-1. Macro Processor versus Assembler - Two Different Views of a Source File

All macro processing of the source file is performed before your code is assembled. Because of this independence between the processing of macros and assembly of code, we must differentiate between macro-time and assembly-time. At macro-time, assembly language symbols—labels, predefined assembler symbols, EQU symbols, and the location counter are not known. The macro processor does not recognize the assembly language. Similarly, at assembly-time no information about macros is known.

The macro processor scans the source file looking for macro calls. A macro call is actually a request to the macro processor either to (re)define a user-defined macro or to replace a built-in or user-defined macro with its defined value.

This defined value or return value of a macro is the text that replaces the macro call. The return value of some macros is the null string. (The null string is a character string containing no characters.) In other words, when these macros are called, the calls are removed from the input stream. In their place, the assembler sees the return value kept.

Thus, when a macro call is encountered, the macro processor expands the call to its return value. The return value of a macro is then passed to the assembler and the macro processor continues. All characters that are not part of a macro call are passed to the assembler.

Creating and Calling Macros

The macro processor is a character string replacement facility. It searches the source file for a macro call, and then replaces the call with the macro's return value. The metacharacter (% is the default) signals a macro call. Until the macro processor finds a metacharacter, it does not process text. It simply passes the text from the source file to the rest of the assembler.

Since MP1, only processes macro calls, it is necessary to call a macro in order to create other macros. The built-in function DEFINE creates macros. Built-in functions are a predefined part of the macro language, so they may be called without prior definition. The general syntax for DEFINE is:

%[*]DEFINE(call-pattern)[local-symbol-list](macro-body)

DEFINE is the most important MPL built-in function. This section of the chapter is devoted to describing this built-in function. Each of the symbols in the syntax above (*call-pattern*, *local-symbol-list*, and *macro-body*) are thoroughly described in the pages that follow. In some cases we have abbreviated this general syntax to emphasize certain concepts.

Creating Parameterless Macros

When you create a parameterless macro, there are two parts to a DEFINE call: the call pattern and the macro body. The call pattern defines the name used when the macro is called; the macro body defines the return value of the call.

The syntax of a parameterless macro definition is shown below:

%*DEFINE (call-pattern) (macro-body)

The ' ω ' is the metacharacter that signals a macro call. The '*' is the literal character that is normally used when defining macros. The exact use of the literal character is discussed in the advanced concepts section.

When you define a parameterless macro, the *call-pattern* is a macro identifier that will follow the metacharacter in the source file. The rules for macro identifiers are:

- The identifier must begin with an alphabetic character (A,B,C,...,Z or a,b,c,...z).
- The remaining characters may be alphabetic, special (a question mark (?) or an underscore character ()), or decimal digits (0,1,2,...,9).
- Only the first 31 characters of a macro identifier are significant. Upper and lower case characters are not distinguished in a macro identifier.

The macro-body is usually the return value of the macro call. However, the macrobody may contain calls to other macros. If so, the return value is actually the fully expanded macro body, including the return values of the calls to other macros. When you define a macro using the literal character. '*', shown above, macro calls contained in the body of the macro are not expanded until you call the macro. The macro call is reexpanded each time it is called.

Example 1. Nested Macro

%*DEFINE(ASTRING)(PHANT)
%*DEFINE(JUMBO)(ELE%ASTRING)

Call—%JUMB0

is expanded to-ELEPHANT

The syntax of DEFINE requires that left and right parentheses surround the macrobody. For this reason, you must have balanced parentheses within the macro body. (i.e., each left parenthesis must have a succeeding right parenthesis, and each right parenthesis must have a preceding left parenthesis.) We call character strings that meet these requirements balanced-text.

Example 2. Balanced and Unbalanced '()'

Balanced strings-

(abc) (a(b)c) ((ab(c)d)e)

Unbalanced strings-

(abc (a(b)c (ab(c)

To call a macro, you use the metacharacter followed by the *call-pattern* for the macro. (The literal character is generally not needed when you call a user-defined macro.) The macro processor will remove the call and insert the return value of the call. If the macro body contains any call to other macros, they will be replaced with their return values.

Example 3. Macro Calls

```
%*DEFINE(ME)(1 LIKE)
%*DEFINE(WHAT(OBJECT))(MY %OBJECT)
```

Calls-

%ME → I LIKE %WHAT(BIKE) → MY BIKE %ME %WHAT(JOB). → I LIKE MY JOB.

Once a macro has been created, it may be redefined by a second call to DEFINE.

Example 4. Redefinition of Macros

%*DEFINE(LINCOLN)(GETTYSBURG)

%LINCOLN WILL EXPAND TO → GETTYSBURG

%*DEFINE(LINCOLN)(ONE CENT)

%LINCOLN WILL EXPAND TO \rightarrow ONE CENT

The three examples below show several macro definitions. Their return values are also shown.

NOTE

In order to postpone discussion of the use of local macro symbols for labels, location counter relative addressing (with '\$') is used in these examples. This is done for simplicity, but is not generally recommended because different addressing modes produce different instruction sizes which will affect the location counter offset required.

Example 1:

Macro definition at the top of the program:

```
%*DEFINE(MOVE)(
MOV CX,100
LEA SI,TABLE1
LEA DI,TABLE2
REP MOVSW
)
```

Macro call as it appears in program:

PUSH CX %Move Pop cx

The program after the macro processor makes the expansion:

```
PUSH CX
MOV CX,100
LEA SI,TABLE1
LEA SI,TABLE2
REP MOVSW
POP CX
```

Example 2:

Macro definition at the top of the program:

```
%+DEFINE (ADD5)(

MDV CX,100

MOV SI,0

MOV AX,TABLE2[SI]

ADD AX,5

MOV TABLE2[S1],AX

INC SI

INC SI

LOOPZ $-13

}
```

The macro call as it appears in the original program body:

PUSH AX %ADD5 POP AX

The program after macro expansion:

```
PUSH AX
MOV CX,100
MOV SI,0
MOV AX,TABLE2[SI]
ADD AX,5
MOV TABLE2[SI],AX
INC SI
LOOPZ $-13
POP AX
```

Example 3:

Macro definition at the top of the program:

```
%+DEFINE(MOV_AND_ADD)(
%MOVE
%ADD5
)
```

The macro call as it appears in the body of the program:

%MOVE_AND_ADD

The program after macro expansion:

```
MOV CX,100
LEA SI,TABLE1
LEA SI,TABLE2
REP MOVSW
MOV CX,100
MOV SI,0
MOV AX,TABLE2[SI]
ADD AX,5
MOV TABLE2[SI],AX
INC SI
LNC SI
LOOPZ $-13
```

Creating Macros with Parameters

If the only thing the macro processor could do was simple string replacement, then it would not be very useful for most programming tasks. Each time we wanted to change even the simplest part of the macro's return value we would have to redefine the macro. Parameters in macro calls allow more general-purpose macros.

Parameters leave holes in a macro body that are filled in when you call the macro. This permits you to design a single macro that produces code for many typical programming operations.

The term parameter refers to both the formal parameters that are specified when the macro is defined (the holes), and the actual parameters or arguments that are specified when the macro is called (the fill-ins).

The syntax for defining macros with parameters is very similar to the syntax for macros without parameters. The *call-pattern* that we described earlier actually includes both the *macro-name* and an optional *parameter-list*. With this addition the syntax for the DEFINE built-in function becomes:

%*DEFINE(macro-name[(parameter-list)]) (macro-body)

NOTE

This is not the only format allowable but a specific case. The parentheses are not the only delimiters that can be used (see the Advanced MPL Concepts section).

The macro-name must be a valid macro identifier.

The *parameter-list* is a list of macro identifiers separated by macro delimiters, usually commas. These identifiers comprise the formal parameters used in the macro. The macro identifier for each parameter in the list must be unique.

The macro-body must be a balanced-text string. The locations of parameter replacement (the placeholders to be filled in by the actual parameters) are indicated by placing a parameter's name preceded by the metacharacter in the macro body. The parameters may be used any number of times and in any order within the macro body. (If a user-defined macro has the same macro identifier name as one of the parameters to the macro, the macro may not be called within the macro body since the name would be recognized as a parameter.)

The example below shows the definition of a macro with three parameters— SOURCE, DEST, and COUNT. The macro will produce code to copy any number of words from one part of memory to another.

)

To call a macro with parameters you must use the metacharacter followed by the macro's name as with parameterless macros. However, a list of the actual parameters must follow. In the most simple case these actual parameters are

- -

enclosed with parentheses, and separted from each other by commas. The actual parameters must be *balanced-text* and may optionally contain calls to other macros. A simple call to the macro defined above might be:

%MOVE_ADD_GEN(INPUT, STORE, 100H)

The above macro call produces the following code:

MOV CX,100H MOV SI,0 MOV AX,INPUT[SI] MOV STORE[SI],AX INC SI LNC SI LOOPZ \$-13

LOCAL Symbols in Macros

The LOOPZ instruction uses offset addressing (S-13). However, if the instructions in the macro MOVE _ADD_ GEN are modified, the offset address (S-13) may need to be changed. This is a disadvantage of using offset addressing. If we chose to use a label for the jump destination, macro modification would generally not affect the label. However, the macro could only be used once, since a second call to the macro would cause a conflict in label definitions at assembly time. We could make the label a parameter and specify a different symbol name each time we call the macro. A preferable way to ensure a unique label for each macro call is to put the label in a LOCAL list. The LOCAL list construct allows you to use macro identifiers to specify assembly-time symbols. Each use of a LOCAL symbol in a macro guarantees that the symbol will be replaced by a unique assembly-time symbol each time the macro is called.

The macro processor increments a counter once for each symbol used in the list every time your program calls a macro that uses the LOCAL construct. Symbols in the LOCAL list, when used in the macro body, receive a two to five digit suffix that is the hexadecimal value of the counter. The first time you call a macro that uses the LOCAL construct the suffix is '00'.

The syntax for the LOCAL construct in the DEFINE function is shown below. (This is the complete syntax for the built-in function DEFINE):

%*DEFINE(macro-name[parameter-list]) [LOCAL local-list] (macro-body)

The *local-list* is a list of valid macro identifiers separated by spaces. Since these macro identifiers are not parameters, the LOCAL construct in a macro has no affect on the syntax of a macro call.

The example below shows the MOVE _ADD_GEN macro definition that uses a LOCAL list:

)

The following macro call:

%MOVE_ADD_GEN(DATA,FILE,67)

would produce this code if this is the eleventh call to a macro using a LOCAL list:

```
MOV CX,67
MOV SI,0
LABELOA: MOV AX,DATA[SI]
MOV FILE[SI],AX
INC SI
INC SI
LOOPZ LABELOA
```

Since macro identifiers follow the same rules as ASM86, you can use any macro identifier in a LOCAL list. However, if you use long identifier names, they should be restricted to 26 characters. Otherwise the label suffix may cause the identifiers to exceed 31 characters and the excess characters would be truncated.

The Macro Processor's Built-in Functions

The macro processor has several built-in or predefined macro functions. These builtin functions perform many useful operations that would be difficult or impossible to produce in a user-defined macro. An important difference between a user-defined macro and a built-in function is that user-defined macros may be redefined, while built-in functions cannot be redefined.

We have already seen one of these built-in functions, DEFINE. DEFINE creates user-defined macros. DEFINE does this by adding an entry in the macro processor's table of macro definitions. Each entry in the table includes the *call-pattern* for a macro, and its *macro body*. Entries for the built-in functions are present when the macro processor begins operation.

Other built-in functions perform numerical and logical expression evaluation, affect control flow of the macro processor, manipulate character strings, and perform console 1/O (see Appendix D for a listing of the MPL built-in functions).

Comment, Escape, Bracket and METACHAR Built-in Functions

Comment Function

The Macro Processing Language can be very subtle, and the operation of macros written in a straightforward manner may not be immediately obvious. Therefore, it is often necessary to comment your macro definitions.

The macro processor's comment function has the following syntax:

%'text'

or

%'text end-of-line

The comment function always evaluates to the null string. Two terminating characters are recognized, the apostrophe and the *end-of-line* (line feed character, ASCII 0AH). The second form of the call allows you to spread macro definitions over several lines, while avoiding any unwanted *end-of-lines* in the return value. In either form of the comment function, the *text* or comment is not evaluated for macro calls.

The example below shows a commented macro definition:

Call to above macro:

```
%MOVE_ADD_GEN(DATA, STOR, 20H)
```

Return-value from above call:

```
MOV CX,20H MOV SI,0
LABELO7: MOV AX,DATA[SI]
MOV STOR[SI],AX
INC SI
LOOPZ LABELO7
```

Notice that the comments that were terminated with *end-of-line* removed the *end-of-line* character along with the rest of the comment.

Note that the metacharacter is *not* recognized as flagging a call to the macro processor when it appears in the comment function.

Escape Function

Occasionally, it is necessary to prevent the macro processor from processing text. There are two built-in functions that perform this operation: the escape function and the bracket function.

The escape function interrupts the processor from its normal scanning of text. The syntax for this function is shown below:

%n text-n-characters-long

The metacharacter followed by a single decimal digit designates that the specified number of characters (maximum is 9) shall not be evaluated. The escape function is useful for inserting a metacharacter as text, adding a comma as part of an argument, or placing a single parenthesis in a character string that requires balanced parentheses. Several examples of the escape function are shown below:

```
MACCALL is defined as follows:
%*DEFINE(MACCALL(ARG1, ARG2, ARG3))
(
        XARG1
        %ARG2
        %ARG3
)
        Before Macro Expansion
                                           After Macro Expansion
                                            (actual parameters)
; COMPUTE 10%1% OF SUM
                                     → :COMPUTE 10% OF SUM
XMACCALL(JANUARY 23%1, 1980,
                                     → ; JANUARY 23, 1980
          MARCH 15%1, 1980,
                                     → ; MARCH 15, 1980
          APRIL 9%1, 1980)
                                     → ;APRIL 9, 1980
%MACCALL(1%1) ADD INPUTS,
                                    → ;1) ADD INPUTS
          2%1) DIVIDE BY ÍNPUT
                                    → ;2) DIVIDE BY INPUT
          3%1) GET INPUTS)
                                    → ;3) GET INPUTS
```

Bracket Function

The other built-in function that inhibits the macro processor from expanding text is the bracket function. The syntax of the bracket function is shown below:

%(balanced-text)

The bracket function inhibits all macro processor expansion of the text contained within the parentheses except for the escape function, the comment function, and parameters which are still recognized. Since there is no restriction on the length of the text within the bracket function, it is often easier to use than the escape function. However, since balanced text is required and the metacharacter is interpreted, sometimes the bracket function does not do what you want and the escape function must be used.

Consider the following macro:

```
%★DEFINE(DW(LIST,NAME)) (
%NAME DW %LIST
)
```

The macro above will add DW statements to the source file. It uses two parameters: one for the variable name and one for the DW expression list. Without the bracket or several escape functions we would not be able to use more than one expression in the list, since the first comma would be interpreted as the delimiter separating the macro parameters. The bracket function permits more than one expression in the LIST argument:

XDW(X(198H, 3DBH, 163BH), PHONE)→ PHONE DW 198H, 3DBH, 163H

In the example above the bracket function prevents the character string '198H, 3DBH, 163BH' from being evaluated as separate parameters.

METACHAR Function

The built-in function METACHAR allows you to redefine the *metacharacter* initially (%). Its syntax is shown below:

%METACHAR(balanced-text)

The following example changes the metacharacter from (%) to (&):

%METACHAR(&)

The balanced-text argument may be any number of characters long. However, only the first character in the string, i.e., the character immediately after the '(', is taken to be the new metcharacter. Extreme caution should be taken when using METACHAR, since it can have catastrophic effects. Consider the example below:

%METACHAR(&)

In this example METACHAR defines the *space* character to be the new metacharacter, since it is the first character in the *balanced-text* string!

Numbers and Expressions in MPL

Many of the built-in functions recognize and evaluate numerical expressions in their arguments. MPL uses the same rules for representing numbers as ASM86 (see Chapter 3):

- Numbers may be represented in base 2 (B suffix), base 8 (O or Q suffix), base 10 (D suffix or no suffix), and base 16 (H suffix).
- Internal representation of numbers is 17 bits (-0FFFFH to +0FFFFH). The processor does not recognize real or long integer numbers.
- The operators recognized by the macro processor and their order of precedence is shown in the list below (see Chapter 4 for discussion of these operators):
 - I. ()

(highest precedence)

- 2. HIGH, LOW,
- 3. *, /, MOD, SHL, SHR
- 4. +, -(both unary and binary forms)
- 5. EQ, NE, LE, LT, GE, GT
- 6. NOT
- 7. AND
- 8. OR, XOR (lowest precedence)

The macro processor cannot access the assembler's symbol table. The values of labels, location counter, and EQU symbols are not known during macro-time expression evaluation. Any attempt to use assembly-time symbols in a macro-time expression generates an error. However, you can define macro-time symbols with the predefined macro SET.

SET Macro

SET assigns the value of the numeric expression to the identifier, *macro-id*, and stores the macro-id in the macro-time symbol table. *macro-id* must follow the same syntax conventions used for other macro identifiers. SET has the following syntax:

%SET(macro-id, expression)

The SET macro call affects the macro-time symbol table only; when SET is encountered in the source file, the macro processor replaces it with the null string. Symbols defined by SET can be redefined by a second SET call, or defined as a macro by a DEFINE call. In fact, if you ever assemble your source with the GEN control in effect you will see that SET uses the DEFINE built-in function to create the numeric symbols.

The following examples show several ways to use SET:

Before Macro Expansion	After Macro Expansion					
%SET(COUNT,O)	→ null string					
%SET(OFFSET,16)	→ null string					
MOV AX, %COUNT + %OFFSET	→ MOV AX, OOH + 10H					
MOV BX, %COUNT	→ MOV BX, OOH					

SET can also be used to redefine symbols in the macro-time table;

%SET(COUNT,%COUNT + %OFFSET)	→	null string
%SET(OFFSET,%OFFSET * 2)	→	null string
MOV AX, %COUNT + %OFFSET	-	MOV AX, 10H + 20H
MOV BX, %COUNT	→	MOV BX, 10H

SET is a predefined macro, not a built-in function; as such it may be redefined, however, you will then loose this function.

EVAL Function

The built-in function EVAL accepts an expression as its argument and returns the expression's value in hexadecimal. The syntax for EVAL is:

% EVAL(expression)

The expression argument must be a legal macro-time expression.

The return-value from EVAL follows ASM86's rules for representing hexadecimal numbers (see Chapter 3). EVAL always returns an expression with at least 3 characters even if the argument evaluates to a single digit. The leading character is always a decimal-digit (0, 1, 2, ..., 9). The remaining digits may be any hexadecimal digit (0, 1, 2, ..., 9). The trailing character must always be the hexadecimal suffix (H). The following examples show the return-value from EVAL:

Before Macro ExpansionAfter Macro ExpansionMOV AX, %EVAL(1+1); move two to AX \rightarrow MOV AX, 02H; move
two to AXCOUNT EQU %EVAL(33H + 15H + 0F00H) \rightarrow COUNT EQU 0F48HADD AX, %EVAL(10H-((13 + 6) * 2) + 7) \rightarrow ADD AX, 0FFF1H%SET(NUM1,44) \rightarrow null string%SET(NUM2,25H) \rightarrow null stringMOV AX, %EVAL(%NUM1 LE %NUM2) \rightarrow MOV AX, 00H

Logical Expressions and String Comparisons in MPL

Several built-in functions return a logical value when they are called. Like relational operators that compare numbers and return true or false (~1H or 00H), respectively, these built-in functions compare character strings. If the function evaluates to 'TRUE,' then it returns the character string '-1H' (all ones). If the function evaluates to 'FALSE,' then it returns '00H' (zeros).

The built-in functions that return a logical value compare two *balanced-text* string arguments and return a logical value based on that comparison. The list of string comparison functions below shows the syntax and describes the type of comparison made for each. Both arguments to these functions may contain macro calls (the calls are expanded before the comparison is made).

%EQS(arg1,arg2)	True if both arguments are identical; equal
%NES(arg1,arg2)	True if arguments are different in any way; not equal
%LTS(<i>arg1</i> , <i>arg2</i>)	True if first argument has a lower value than second argument; less than
%LES(arg1 ,arg2)	True if first argument has a lower value than second argument or if both arguments are identical; less than or equal
%GTS(arg1,arg2)	True if first argument has a higher value than second argument; greater than
%GES(arg1,arg2)	True if first argument has a higher value than second argument, or if both arguments are identical; greater than or equal

Before these functions perform a comparison, both arguments are completely expanded. Then the ASCII value of the first character in the first string is compared to the ASCII value of the first character in the second string. If they differ, then the string with the higher ASCII value is considered to be greater. If the first characters are the same, then the process continues with the second character in each string, and so on. Only two strings of equal length that contain the same characters in the same order are equal.

Before Macro Expansion			After Macro Expansion
%GTS(16D,11H)	→	−1H true	these macros compare strings not numerical values; ASCII '6' is greater than ASCII '1'
%EQS(ABC,ABC)	-	−1H true	the character strings are identical
%EQS(ABC, ABC)	-	DOH faise	the space after the comma is part of the second argument
%LTS(CBA,cba)	-	−1H <i>true</i>	the lower-case characters have a higher ASCII value than upper-case
%GES(ABCDEF,ABCDEF)	→	00H <i>faise</i>	the space at the end of the second argument makes the second argument greater than the first

As with any other macro, the arguments to the string comparison macros can be other macros.

```
X*DEFINE(DOG) (CAT)
X*DEFINE(MOUSE) (XDOG)
XEQS(XDOG,XMOUSE) -1H
true
```

Control Flow and Conditional Assemblies

Some built-in functions expect logical expressions in their arguments. Logical expressions follow the same rules as numeric expressions. The difference is in how the macro interprets the 17-bit value that the expression represents. Once the expression has been evaluated to a 17-bit value, MPL uses only the low-order bit to determine whether the expression is TRUE or FALSE. If the low-order bit is a one (the 17-bit numeric value is odd), the expression is TRUE. If the low-order bit is a zero (the 17-bit value is even), the expression is FALSE.

Typically, you will use either the relational operators (EQ, NE, LE, LT, GT, or GE) or the string comparison functions (EQS, NES, LES, LTS, GTS, or GES) to specify a logical value. Since these operators and functions always evaluate to -1H (all ones) or 00H (all zeros), you needn't worry about the single bit test. But remember, all numeric expressions are valid, and regardless of the value of the other 16 bits, only the least significant bit counts.

IF Function

The IF built-in function evaluates a logical expression, and based on that expression, expands or withholds it text arguments. The syntax for the IF macro is shown below:

```
%IF (expression) THEN (balanced-(ext1) [ELSE (balanced-text2)) FI
```

The IF function first evaluates the *expression*. If the low order bit is one, then *balanced-text1* is expanded; if the low order bit is zero and the optional ELSE clause is included in the call, then *balanced-text2* is expanded. If the low order bit is zero and the ELSE clause is not included, the IF call returns the null string. FI must be included to terminate the call.

IF calls can be nested; when they are, the ELSE clause refers to the most recent IF call that is still open (not terminated by FI). FI terminates the most recent IF call that is still open.

Several examples of IF calls are shown below:

This is a simple example of the IF call with no ELSE clause.

XIF (%GTS(OFFH,%VAR)) THEN (MOV AX, %VAR) F1

This is the simple form of the IF call with an ELSE clause.

XIF (%EQS(ADD AX, %OPERATION)) THEN (ADD BX, %R1) ELSE (ADD BX, %R2) FI

This is an example of several nested IF calls.

open first IF	% I F		95(%)) Els			DD))	TH	EN	(A C	D	AX,	D	ATUM		
open second IF				S (-			8))	TH	EN	(SUB	}	AX,D	ATUM	
open third IF			X I F	-	EQS		PE							(MUL	DATU	M
close third IF close second IF close first IF) F I) F I) F I		,		u	•		• •							

Example 5. Conditional Assembly

MOV AX, DEBUG_FLAG OUT AX, 2 MOV BX, OFFSET ARRAY SUB BX, 1

You could change the %SET to

%SET (DEBUG, 0)

to turn off the 'debug' code.

WHILE Function

The IF macro is useful for implementing one kind of conditional assembly including or excluding lines of code in the source file. However, in many cases this is not enough. Often you may wish to perform macro operations until a certain condition is met. The built-in function WHILE provides this facility.

The syntax of the WHILE macro is shown below:

%WHILE (expression) (balanced-text)

The WHILE function evaluates the *expresson*. If the least significant bit is one, then the *balanced-text* is expanded; otherwise, it is not. Once the *balanced-text* has been expanded, the logical argument is retested and if the least significant bit is still one, then the *balanced-text* is again expanded. This continues until the logical argument proves false (the least significant bit is 0).

Since the macro continues processing until expression is false, the balanced-text should modify expression, or else WHILE may never terminate.

A call to the built-in function EXIT will always terminate a WHILE macro. EXIT is described below.

The following examples show two common uses of the WHILE macro:

```
%SET(COUNTER,5)
%WHILE(%COUNTER GT 0)
(INC BX
%SET(COUNTER, %COUNTER - 1)
)
%WHILE(%COUNT LT OFFH) ( HLT
%SET(COUNT, %COUNT+1) )
```

These examples use the SET macro and a macro-time symbol to count the iterations of the WHILE macro.

REPEAT Function

MPL offers another built-in function that will perform the counting loop automatically. The built-in function REPEAT expands its *balanced-text* a specified number of times. The general form of the call to REPEAT is shown below:

%REPEAT (expression) (balanced-text)

Unlike the IF and WHILE macros, REPEAT uses the *expression* for a numerical value that specifies the number of times the *balanced-text* will be expanded. The expression is evaluated once when the macro is first called, then the specified number of iterations is performed.

The examples below will perform the same text insertion as the WHILE examples above.

```
%REPEAT (5) (INC BX
)
%REPEAT (OFFH - COUNT) (HLT
)
```

Note that the line feeds preceding the right paren in each of the above examples are necessary for correct assembly.

EXIT Function

The EXIT built-in function terminates expansion of the most recently called REPEAT, WHILE or user-defined macro. It is most commonly used to avoid infinite loops (e.g., a WHILE *expression* that never becomes false, or a recursive user-defined macro that never terminates). It allows several exit points in the same macro.

The syntax for EXIT is:

%EXIT

Two examples of how you might use the EXIT macro follow:

This use of EXIT terminates a recursive macro when an odd number of bytes have been added.

The above example adds two pairs of bytes and stores the results in DESTIN. As long as there are more than two pairs of bytes to be added, the macro MEM_ADD_MEM is expanded. That is, as long as BYTES is greater than 2, the expansion continues. When BYTES reaches a value of 1 (odd number of byte pairs) the macro is exited.

Atter Macro Expansion

This EXIT is a simple jump out of a recursive loop.

```
%*DEFINE(UNTIL (CONDITION,BODY))
(%BODY
%IF (%CONDITION) THEN (%EXIT)
ELSE (%UNTIL(%CONDITION,%BODY)) FI
```

This example assumes that BODY is a macro that modifies CONDITION such that CONDITION eventually becomes true.

String Manipulation Built-in Functions

The purpose of the Macro Processor is to manipulate character strings. Therefore, there are several built-in functions that perform common character string manipulation functions.

LEN Function

The built-in function LEN takes a character string argument and returns the length of the character string in hexadecimal (the same format as EVAL). The character string argument to LEN is limited to 256 characters.

The syntax of the LEN macro call is shown below:

Refere Macro Execution

```
%LEN(balanced-text)
```

Several examples of calls to LEN and the hexadecimal numbers returned are shown below:

		ter macro	схра	ISION
÷	1 A H			
÷	05 H	c omma s	are	counted
→	0 D H			
÷	09H			
	→ →	→ 1AH	→ 1AH → 05H commas → 00H	→ 05H commas are → 00H

SUBSTR Function

The built-in function SUBSTR returns a substring of its text argument. The macro takes three arguments: a balanced character string to be divided and two numeric arguments. The syntax of the macro call to SUBSTR is shown below:

%SUBSTR(balanced-text, expression1, expression2)

balanced-text is described above.

expression1 specifies the starting character of the substring.

expression2 specifies the number of characters to be included in the substring.

If *expression1* is zero or greater than the length of the argument string, then SUBSTR returns the null string.

If expression2 is zero, then SUBSTR returns the null string. If expression2 is greater than the remaining length of the string, then all characters from the start character of the substring to the end of the string are included.

The examples below show several calls to SUBSTR and the value returned:

Before Macro Expansion	After Macro Expansion
%SUBSTR(ABCDEFG,5,1)	÷E
%SUBSTR(ABCDEFG,5,100)	→ EFG
%SUBSTR(123(56)890,4,4)	→ (56)
%SUBSTR(ABCDEFG,8,1)	→ nuil
%SUBSTR(ABCDEFG,3,0)	⇒ nuli

MATCH Function

The built-in function MATCH searches a character string for a delimiter character and assigns the substrings on either side of the *delimiter* to the identifiers. The syntax of the MATCH call is shown below:

%MATCH(identifier1 delimiter identifier2) (balanced-text)

identifier1 and identifier2 are valid MPL identifiers.

delimiter is the first character to follow *identifier1*. Typically, a space or comma is used, but any character that is not a macro identifier character may be used. You can find a more complete description of delimiters in the Advanced Concepts section at the end of the chapter.

balanced-text is as described earlier in the chapter.

MATCH searches the *balanced-text* string for the specified *delimiter*. When the *delimiter* character is found, then all characters to the left of it are assigned to *identifier1* and all characters to the right are assigned to *identifier2*. If the *delimiter* is not found, the entire *balanced-text* string is assigned to *identifier1* and the null string is assigned to *identifier2*.

The following example shows a typical use of the MATCH macro.

```
%MATCH (NEXT,LIST) (10H, 20H, 30H)
MOV SI, VAR_PTR
%WHILE (%LEN(%NEXT) NE 0) (
MOV BX, %NEXT
MOV AX, (BX+SI]
ADD AX,22H
MOV [BX+SI], AX
%MATCH (NEXT,LIST)(%L!ST)
}
```

Produces the following code:

	MOV BX, 10H
first iteration	MOV AX, [BX+SI]
of WHILE	ADD AX,22H
	MOV [BX+SI], AX

	MOV BX, 20H
second iteration	MOV AX, [BX+SI]
of WHIIE	ADD AX,22H
	MOV [BX+SI], AX
	MOV 8X, 30H
third iteration	MOV AX, [BX+SI]
of WHILE	ADD AX,22H
	MOV [BX+SI], AX

Console I/O Built-in Functions

Four built-in functions perform console I/O. The first two, IN and OUT, are line oriented. IN outputs the characters '>>' as a prompt to the console, and returns the next line typed at the console including the line terminator. OUT outputs a string to the console; the return value of OUT is the null string. The syntax of both macros is shown below:

%IN

%OUT(balanced-text)

Several examples of how these macros can be used are shown below:

```
XOUT(ENTER NUMBER OF PROCESSORS IN SYSTEM)

XSET(PROC_COUNT,XIN)

XOUT(ENTER THIS PROCESSOR'S ADDRESS)

ADDRESS EQU XIN

XOUT(ENTER BAUD RATE)

XSET(BAUD,XIN)
```

The following lines would be displayed at the console:

```
ENTER NUMBER OF PROCESSORS IN SYSTEM >userresponse
ENTER THIS PROCESSOR'S ADDRESS >userresponse
ENTER BAUD RATE >userresponse
```

The second two, CI and CO, are character oriented functions. CI returns a single character typed at the console. CI neither prompts for input nor echoes the character typed. CO outputs a single character to the console: the return value of CO is the null string. The syntax of the CI and CO macros is.

101 100(*char*)

The following example defines the macro NUMBER to be a string of three characters typed at the console, and echoes the characters as they are typed:

Advanced MPL Concepts

For most programming problems, the Macro Processing Language as described above is sufficient. However, in some cases a more complete description of the macro processor's function is necessary. However, it is impossible to describe all of the subtleties of the macro processor in a single chapter. With the rules described in this section, you should be able to discern, with a few simple tests, the answer to any specific question about MPL.

Macro Delimiters

When we discussed the syntax for defining macros, the *parameter-list* was surrounded by parentheses, and parameters were separated by commas. Because we used these delimiters to define a macro, a call to the macro required that these same delimiters be used. When we discussed the MATCH function, we mentioned that a space could be used as a delimiter. In fact the macro processor permits almost any character or group of characters to be used as a delimiter.

Regardless of the type of delimiter used to define a macro, once it has been defined, only the delimiters used in the definition can be used in the macro call. Macros defined with parentheses and commas require parentheses and commas in the macro call. Macros defined with spaces (or any other delimiter) require that specific delimiter when called.

Macro delimiters can be divided into three classes: implied blank delimiters, identifier (or id) delimiters and literal delimiters.

Implied Blank Delimiters

Implied blank definiters are easy to use and contribute readability and flexibility to macro calls and definitions. An implied blank definiter is one or more spaces, tabs or new lines ta carriage-return/linefeed pair or just a linefeed) in any order. To define a macro that uses the implied blank definiter, simply place one or more spaces, tabs or new lines surrounding the parameter list and separating the formal parameters.

When you call the macro defined with the implied blank delimiter, each delimiter will match a series of spaces, tabs, or new lines. Each parameter in the call begins with the first non-blank character, and ends with the next blank character.

An example of a macro defined using implied blank delimiters is:

%*DESINE(SENTENCE SUBJECT VERB OBJECT) (THE %SUBJECT %VERB %OBJECT.

All of the following calls are valid for the above definition:

Before Macro Expa	ansion		After Macro Expansion	
%SENTENCE TIME %SENTENCE CATS	IS RIPE	→ THE	TIME IS RIPE.	
E A T F I S H		→ THE	CATS EAT FISH.	
%SENTENCE PEOPLE				
LIKE	FREEDOM	→ THE	PEDPLE LIKE FREEDOM.	

Identifier Delimiters

Identifier (id) delimiters are legal macro identifiers designated as delimiters. To define a macro that uses an id delimiter in its call pattern, you must prefix the delimiter with the commercial at symbol (@). You must separate the id delimiter from the macro identifiers (formal parameters or macro name) by a blank character.

When calling a macro defined with id delimiters, an implied blank delimiter is required to precede the id delimiter, but none is required to follow the id delimiter. The $\partial \partial$ is not required.

An example of a macro defined with id delimiters is:

The following call:

XADD ATOM TO MOLECULE AND CRYSTAL

returns this code when expanded:

MOV AX, ATOM MOV BX, AX ADD AX, MOLECULE MOV MOLECULE, AX MOV AX, BX ADD AX, CRYSTAL MOV CRYSTAL, AX

The call could also have been written

%ADD ATOM TOMOLECULE ANDCRYSTAL

Literal Delimiters

The delimiters used when we documented user-defined macros (parentheses and commas) were literal delimiters. A literal delimiter can be any character except the metacharacter.

When you define a macro using a literal defimiter you must use exactly that defimiter when you call the macro. If you do not include the specified definiter character as it appears in the definition, it will generate a macro error.

When defining a macro, you must literalize the delimiter string, if the delimiter you wish to use meets any of the following conditions:

- uses more than one character,
- uses a macro identifier character (A-Z, 0-9, ..., or ?),
- uses a commercial at (@).

uses a space, tab, carriage-return, or linefeed.

You can use the escape function (% n) or the bracket function (% ()) to literalize the delimiter string. Several examples of definitions and calls using a variety of literal delimiters are shown below:

This is the simple form shown earlier:

Before Macro Expansion		After Macro Expansion
%*DEFINE(MAC(A,B)) %MAC(4,5)	(%A %B)	→ nuil string → 4 5

In the following example brackets are used instead of parentheses. The commercial at symbol separates parameters:

```
%*DEFINE(MOV[A%( @ )B]) (MOV[%A],%B)
%MOV[BX @ DI] → MOV[BX],DI
```

In the next two examples definiters that could be id definiters have been defined as literal definiters (the differences are noted):

```
% *DEFINE(ADD (A%(AND)B))(ADD %A,%B) → null string
%ADD( AX AND 5) → ADD AX, 5
```

To illustrate the differences between id delimiters and literal delimiters, consider the following macro definition and call. (A similar macro definition is discussed with id delimiters):

```
)
```

The following call:

%ADD COUNT TO INCR AND FACTOR

returns this code when expanded

MOV AX, COUNT MOV BX, AX ADD AX, INCR MOV INCR, AX MOV AX, BX ADD AX, FACTOR MOV FACTOR, AX

If the parameters contain strings that match the delimiters, i.e., if %PL is ATOM, you will get incorrect results.

Literal vs. Normal Mode

In normal mode the macro processor scans text looking for the metacharacter. When it finds one, it begins expanding the macro call. Parameters are substituted and macro calls are expanded. This is the usual operation of the macro processor, but sometimes it is necessary to modify this mode of operation. The most common use of the literal mode is to prevent macro expansion. The literal character in DEFINE prevents the expansion of macros in the *macro-body* until you call the macro.

When you place the literal character in a DEFINE call, the macro processor shifts to literal mode while expanding the call. The effect is similar to surrounding the macro body with the bracket function. The escape, comment, and bracket functions are expanded; but no further processing is performed. Any calls to other macros are not expanded.

If there are no parameters in the macro being defined, the DEFINE built-in function can be called without the hieral character. If the macro uses parameters, the macroprocessor will attempt to evaluate the formal parameters in the *macro-body* as parameterless macro-calls.

The following example illustrates the difference between defining a macro in literat mode and normal mode:

%SET(TDM,1) %+DEFINE(AB) (%EVAL(%TOM)) %DEFINE(CD) (%EVAL(%TOM))

When AB and CD are defined, TOM is equal to 1. The macro body of AB has not been evaluated due to the literal character, but the macro body of CD has been completely evaluated, since the literal character is not used in the definition. Changing the value of TOM has no affect on CD, it changes the return value of AB as illustrated below:

Before Macro Expansion	After Macro Expansion
%SET(TOM,2)	
XAB	→ 02H
% C D	→ 01H

The macros themselves can be called with the literal character. The return value then is the unexpanded body:

X * C D	->	018
% * A B	→	XEVAL(XTOM)

The literalized calls to AB and CD show that CD evaluates to 01H, while AB contains a macro call to EVAL with %TOM as its parameter.

Algorithm for Evaluating Macro Calls

The algorithm the macro processor uses for evaluating the source file can be seen in 6 steps:

- 1. Scan the source until the metacharacter is found.
- 2. Isolate the call pattern. See note below.
- 3. If macro has parameters, expand each parameter from left to right (initiate step one on actual parameter) before expanding the next parameter.
- 4. Substitute actual parameters for formal parameters in macro body.
- 5. If the literal character is not used, initiate step one on macro body.
- 6. Insert the result into output stream.

NOTE

When isolating the call pattern, the macro processor is actually scanning input for the specified delimiter. All text found between delimiters is considered the actual parameter. For this reason Id delimiters need not be terminated by spaces in a call.

The terms 'input stream' and 'output stream' are used, because the return value of one macro may be a parameter to another. On the first iteration, the input stream is the source file. On the final iteration, the output stream is passed to the assembler.

The examples below illustrate the macro processor's evaluation algorithm:

```
%SET(TOM,3)
%*DEFINE(STEVE)(%SET(TOM,%TOM-1) %TOM)
%*DEFINE(ADAM(A,B)) (
DB %A, %B, %A, %B, %A, %B
)
```

Here is a call ADAM in the normal mode with TOM as the first actual parameter and STEVE as the second actual parameter. The first parameter is completely expanded before the second parameter is expanded. After the call to ADAM has been completely expanded, TOM will have the value 02H.

Before Macro Expression					After Macro Expression				
%ADAM(%TOM,%STEVE)	+	DB	0ЗН,	02Н,	03Н,	ОZН,	0ЗН,	02H	
Now rewards the order of the two				ار ما م	المو منا		A 14 CT	EVE	

Now reverse the order of the two actual parameters. In this call to ADAM, STEVE is expanded first (and TOM is decremented) before the second parameter is evaluated. Both parameters have the same value.

%SET(TOM,3) %ADAM(%STEVE,%TOM) → DB 02H, 02H, 02H, 02H, 02H, 02H, 02H

Now we will literalize the call to STEVE when it appears as the first actual parameter. This prevents STEVE from being expanded until it is inserted in the macro body, then it is expanded for each replacement of the formal parameters. Tom is evaluated before the substitution in the macro body.

%SET(TOM,3) %ADAM(%*STEVE,%TOM) → OB 02H, 03H, 01H, 03H, 00H, 03H This chapter describes codemacros, which define 8086, 8087, and 8088 instructions. Codemacros should not be confused with macros, which are described in Chapter 7.

A codemacro is a preset body of code which you define, a skeleton in which most instructions and values are fixed. They are automatically assembled wherever the macro is invoked (used as an instruction), which saves your rewriting them every time that sequence is needed.

However, certain names used in the definition are NOT fixed. They are stand-ins, which are replaced by names or values that you supply in the same line that invokes the codemacro. These stand-ins are called "dummy" or "formal" parameters. They simply "hold the place" for the actual parameters to come. Formal parameters thus indicate where and how the actual parameters are to be used.

You invoke the codemacro by using its name as an instruction. For example:

MOV BX, WORD3 Mac1 param1, param2 ADD AX, Word4

MAC1 above represents the use of some codemacro you defined earlier. It apparently requires 2 parameters, that is, the definition used 2 formals to be replaced by these actual parameters supplied above when you invoke the codemacro.

In fact, the MOV and ADD instructions above are codemacros. The assembler's entire instruction set is defined and implemented as a large number of codemacros. (The definitions are at the end of this Appendix). Once you understand how this is done, you may add instructions to those supplied as part of the assembler.

The type of macro used to implement this assembly language is called a codemacro to distinguish it from text macros described in Chapter 7. The latter are more familiar to programmers because previous assembly languages have included such a facility. Text macros are not discussed in this chapter. The presentation below will describe creating and using codemacros.

These codemacros are encoded at codemacro definition time into a very compact form, so that all defined codemacros may reside simultaneously in memory. Each definition specifies a certain combination of parameters and will match only those. Other combinations of parameters may be accommodated by redefining the codemacro. Multiple definitions of the same codemacro name are chained together; so that when the codemacro is called, each link of the chain can be checked for a match of operands.

Since the 8086 instruction set consists of codemacros, it is natural to refer to a codemacro being called as an "instruction," and to refer to its actual parameters as "operands."

For example, the language has an ADD instruction that works properly with any general register or memory location as a destination operand or as a source operand, and works with immediate-data operands. This is achieved by defining 11 codemacros to generate the 11 different machine instructions appropriate to these different cases and combinations. The correct one is used because the specification of its formal parameters is matched by the actual parameters supplied in your source code. The details of how this works are covered in this chapter.

The definition of a codemacro begins with a line specifying its name and a list of its formal parameters, if any:

CODEMACRO name [formal_ list]

or

CODEMACRO name PREFX

where formal _list is a list of formal parameters, each in the form

form _name:specifier_letter[modifier_letter] [range]

The square brackets indicate optional items; they are not actually used in the statement that you code. The single word CODEMACRO and the name are both required. The formal parameters are optional. If they are present, then each one must be followed by one of the specifier letters A, C, D, E, M, R, S, X. After the specifier letter comes an optional modifier letter: b, d, q, t, or w. There follows an optional range specifier, which consists of a pair of parentheses enclosing either one expression, or two expressions separated by a comma. The semantics of specifiers, modifiers, and ranges are described below.

When no formals are used, you may code the keyword PREFX, indicating the codemacro is to be used as a prefix to other instructions. This too is optional. Examples of prefixes in the 8086 instruction set are LOCK and REP.

The definition ends with a line as follows:

ENDM

Between the first and last lines of a codemacro definition is the body of the codemacro, the actual bit patterns and formal parameters which will be assembled and replaced each time the macro is invoked. Only a few kinds of directive are allowed in codemacros. They are:

- 1. SEGFIX
- 2. NOSEGFIX
- 3. MODRM
- 4. RELB
- 5. RELW
- 6. DB
- 7. DW
- 8. DD
- 9, Record initialization
- 10. REIX
- 11. REIXM
- 12. RNFIX
- 13. RNFIXM
- 14. RWFIX

-_----

Each of these directives, along with the special expression operand PROCLEN, are explained further on in this chapter.

Some simple examples of codemacros:

```
Codemacro STC
DB OF9H ; this sets the carry flag (CF) to 1.
Endm
Codemacro PUSHF
DB 9CH ; pushes all flags into top word on stack.
Endm
Codemacro ADD dst:Ab, src:Db
DB 04H
DB src
Endm
```

The first two examples simply allow a machine instruction to be invoked by the use of a name, which is usually more easily remembered ("mnemonic") than a string of numbers.

The third example is one of the 11 macros defining the ADD instruction, or more precisely, defines one of the 11 ADD instructions. (There are 11 in order to cover all the valid combinations of parameters.) It has two formal parameters, called "dst" and "src," for destination and source operands. These formats could be called anything; for example:

```
Codemacro ADD anything:Ab, other:Db
DB 04K
DB other
Endm
```

is the identical macro in function and format.

Specifiers

Every formal parameter must have a specifier letter, which indicates what type of operand is needed to match the formal parameter. There are eight possible specifier letters:

- 1. A meaning Accumulator, that is AX or AL.
- 2. C meaning Code, i.e., a label expression only.
- 3. D meaning Data, i.e., a number to be used as an immediate value.
- 4. E meaning Effective address, i.e., either an M (memory address) or an R (register).
- 5. F meaning a floating point stack element, i.e., ST or ST(i).
- M meaning a memory address. This can be either a variable (with or without indexing) or a bracketed register expression.
- 7. R meaning a general Register only, not an address-expression, not a register in brackets, and not a segment register.
- 8. S meaning a Segment register only, either CS, DS, ES, or SS.
- 9. T meaning the floating point stack top, i.e., ST or ST(0).
- X meaning a direct memory reference, a simple variable name with no indexing.

A more detailed discussion of which operands match which specifier letters appears in the instruction-matching section later in this chapter.

Modifiers

The optional modifier letter imposes a further requirement on the operand, relating either to the size of data being manipulated, or to the amount of code generated by the operand. The meaning of the modifier depends on the type of the operand:

- For variables, the modifier requires the operand to be of a certain TYPE: "b" for byte, "w" for word, "d" for dword, "g" for qword, "t" for tbyte.
- For labels, the modifier requires the object code generated to be of a certain amount: "b" for an 8-bit relative displacement on a NEAR label, "w" for NEAR labels which are outside the -128 to 127 short displacement range, and "d" for FAR labels.
- For numbers, the modifier requires the number to be of a certain size: "b" for ~256 through 255, and "w" for other numbers between -65,536 and 65,535. The specifier-modifier pairs "Dd"; "Dq" and "Dt" are never matched.

Note that this manual uses upper-case letters for specifiers and lower-case letters for modifiers. This is a useful language convention to clarify the code. However it is not required—as in all source code outside of strings, the distinction between upper and lower case is ignored by the assembler.

Range Specifiers

If a range is specified, it can be a single expression or two expressions separated by a comma. Each expression must evaluate to a register or a pure number, i.e., not an address. Range specifiers are not allowed with floating point stack elements, that is, src=F or T. The list of number values corresponding to range registers is given in the instruction-matching section later in this chapter. The following shows the first lines (only) of three codemacros in the current language which use range specifiers:

- 1. Codemacro IN dst:Aw,port:Rw(DX)
- 2. Codemacro ROR dst:Ew,count:Rb(CU)
- 3. Codemacro ESC opcode:Db(0,63),adds:Eb

The first of these is one of the four codemacros for the IN (input) instruction. It says that if a register is to specify the port from which to input a word, only DX will match this codemacro. Any other register will fail to match, and the source line will be flagged as erroneous (e.g., IN AX, BX is in error).

The second is one of the four ROtate Right codemacros. It says the word rotated can be any word register except a segment register, or any word in memory. It is to be rotated right some number of bit positions ("count"), where "count" is specified as a byte register, and further specified to be CL. No other register will match (e.g., ROR AX, DL is in error).

The third says the "opcode" supplied as the first parameter to the ESC instruction must be a byte of immediate-data of value 0 to 63 inclusive.

Segfix

SEGFIX is a directive, included in some codemacro definitions, which instructs the assembler to determine whether a segment-override prefix byte is needed to access a given memory location. If the override byte is needed, it is output as the first byte of the instruction. If it is not needed, no action is taken.

The form of the directive is:

SEGFIX formal name

where "formal_name" is the name of a formal parameter which represents the memory address. Because it is a memory address, the formal must have one of the specifiers E, M, or X.

In the absence of a segment-override prefix byte, the 8086 hardware uses either DS or SS. Which one depends on which base register, if any, was used. BP implies SS. BX implies DS. No base register also implies DS. (This, of course, includes the three possibilities of SI alone, DI alone, or no indexing at all.) The assembler must decide whether this hardware-implied segment register is actually the one that will reach the intended memory location.

The assembler examines the segment attribute of the memory-address expression provided as the actual parameter. This attribute could be a segment, a group, or a segment register.

- If it is a segment, the assembler determines whether that segment or a group containing that segment has been ASSUMEd into the hardware-implied segment register. If so, no override byte is needed. If not, the assembler checks the ASSUMEs of other segment registers, looking for the segment or a group containing it. If found, the override byte for that segment register is issued. If not found, an error is reported.
- If it is a group, the assembler takes the same action as for a segment, except that the possibility of an including group is ruled out: the group itself must be ASSUMEd into one of the segment registers. Otherwise an error is reported.
- If it is a segment register, the assembler sees if it is the hardware-implied segment register. If so, no override byte is issued. If not, the override byte for the specified segment register is issued.

Nosegfix

NOSEGF1X is used for certain operands in those instructions for which a prefix is illegal because the instruction cannot use any other segment register but ES for that operand. This applies only to the destination operand of these string instructions: CMPS, MOVS, SCAS, STOS.

The form of the directive is:

NOSEGFIX segreg, formal _name

where "segreg" is one of the four segment registers ES, CS, SS, DS, and "formal_ name" is the name of a memory-address formal parameter. As a memory address, the formal must have one of the specifiers E, M, or X.

The only action the assembler performs when it encounters a NOSEGFIX in assembling an instruction is to perform an error check—no object code is ever generated from this directive.

The assembler looks up the segment attribute of the actual parameter (memoryaddress) corresponding to "formal_name." If the attribute is a segment register, it must match "segreg." If the attribute is a group, it must be ASSUMEd into "segreg." If the attribute is a segment, it or a group containing it must be ASSUMEd into "segreg." If these tests fail and "formal_name" is thus determined not to be reachable from "segreg." an error is reported.

The only value for "segreg" actually used by the string instructions listed above is ES.

Modrm

This directive instructs the assembler to create the ModRM byte, which follows the opcode byte on many of the 8086's instructions. The byte is constructed to carry the following information:

- 1. The indexing-type or register number to be used in the instruction.
- 2. Which register is (also) to be used, or more information to select the instruction.

The MODRM byte carries the information in three fields:

The mod field occupies the two most significant bits of the byte, and combines with the r/m to form 32 possible values: 8 registers and 24 indexing modes.

The reg field occupies the next three bits following the mod field, and specifies either a register number or three more bits of opcode information. The meaning of the reg field is determined by the first (opcode) byte of the instruction.

The r/m field occupies the three least significant bits of the byte. It can specify a register as the location of an operand, or form part of the addressing-mode encoding in combination with the mod field as described above.

The bit patterns corresponding to each indexing mode and register combination are given in Chapter 1 and Appendix B. They need not concern you when you are writing codemacros, since the assembler takes care of the encoding when you provide the operands.

The form of the directive is:

MODRM formal_or_number, formal_name

where "formal_or_number" is either the name of a formal parameter, or an absolute number; and "formal_name" is the name of another formal parameter.

"formal_or _number" represents the quantity which goes into the reg field of the ModRM byte. If it is a number, then that same value is always plugged into the field every time that codemacro definition is invoked. The number in this case is a continuation of the opeode identifying which instruction the hardware is to execute.

If it is a formal, then the corresponding operand (usually a register number) is plugged in.

"formal-name" represents an effective-address parameter. The assembler examines whether the operand supplied is a register, variable, or indexed variable, and constructs the mod and r/m fields which correctly represent the operand. If the operand calls for an 8-bit or 16-bit offset displacement, the assembler generates that as well.

An example of an 8086 instruction using ModRM:

```
Codemacro ADD dst:Rw, src:Ew
Segfix src
DB 3
MODRM dst, src
Endm
```

The specifiers Rw and Ew indicate that this codemacro will match only when the actual parameters in the invocation line are a full word general register destination, and a full word source, memory or general register.

Example 1:

ADD DX, [BX] [SI] becomes 00000011 10010000 76543210 76543210

The first byte identifies this as an ADD of a memory word into a register. This particular byte covers only 1 of the 4 cases that are possible depending on the lowest 2 bits. If bit 1 (direction) is a 0, the ADD is FROM a register TO either a register or a memory location. If bit 1 is a 1, then the ADD is TO a register FROM a register or memory location. The least significant bit, bit 0, tells whether the data being ADDed is byte (0) or word (1).

The second byte is the MODRM byte, with DX encoded as 010 in bits 5, 4, 3, a mode of 10 in bits 7, 6, and an RM of 000 (see Chapter 1 or Appendix B for more detail).

If the source line had included a variable; for example:

ADD DX, MEMWORD [BX] [SI]

then the offset of MEMWORD (low-order byte first, high byte last) would follow the MODRM byte.

Example 2:

ADD DX, [DI] 00000011 10010101 76543210 76543210

As a different example, consider a destination of a word in memory and a source of immediate-data. The relevant codemacros are:

```
Codemacro ADD dst:Ew,src:Dw
Segfix dst
DB81H
MODRM 0,dst
DW src
Endm
Codemacro ADD dst:Ew,src:Db (-128, 127)
Segfix dst
DB 83H
MODRM 0,dst
DB src
Endm
```

The object code generated for the instruction and data are different in the 2 cases of a byte of data or a word of data.

Furthermore, the MODRM line for these instructions specifies a "formal_or_number" field of zero, i.e., 3 bits all zero, whereas the MODRM line for the two examples above specified a field of dst, which became 010 to represent DX.

Example 3:

ADD [DI], 513 10000001 10000101 00000001 00000010 Example 4:

ADD BYTE PTR [BX] [SI], 4 10000011 10000000 00000100

The immediate-data byte or word follows the MODRM byte.

Relb and Relw

These directives, used in calls and jumps, instruct the assembler to generate the displacement between the end of the instruction and the label which is supplied as an operand. This means RELB generates the 1 byte (and RELW the 2 byte) displacement, or distance in bytes, between the instruction pointer value (at the end of the codemacro) and the destination address.

The directives have the following form:

RELB formal_name

or

RELW formal_name

where "formal_name" is the name of a formal with a "C"" (Code) specifier.

The assembler assumes that all RELB and RELW directives occur immediately after a single opcode byte in the codemacro (as in all the JUMP and CALL instructions in the 8086 instruction set). It needs this assumption to determine (during codemacro matching) where the displacement starts from, so that an operand can be identified as "Cb" or "Cw." Although the assembler allows you to define codemacros in which RELB and RELW occur elsewhere in the definition (e.g., a multi-instruction codemacro), you run the risk of making the wrong match when the codemacro is invoked. If a "b" is thus matched as "w," a wasted byte is generated; if a "w" is thus matched as a "b," an error is reported.

Examples of RELB and RELW as they appear in the 8086 instruction set are:

```
Codemacro JMP place:Cw
DB 0E9H
RELW place
Endm
Codemacro JE place:Cb
DB 74H
RELB place
Endm
```

These are direct jumps to labels in the CS segment. The specifier on the formal parameter of the first macro calls for a NEAR label in the current CS segment (Cd would mean FAR). This means a 16 bit offset, able to reach any byte in the immediate 64K bytes of address higher than the start of the segment. RELW computes the distance and provides it as a word to follow the 0E9H instruction byte.

If the offset of the target is 513, then this codemacro would generate the instruction:

11101001 00000001 00000010

The distance begins at the end of that RELW word, i.e., if you were counting the bytes to that label, the first byte counted would be the one after the 3 bytes comprising this jump.

NOTE

A match only occurs if the label was assembled under the same ASSUME CS:name as the jump. Only if there is a match is object code actually generated.

The second example is a conditional jump, executed only if its conditions are met. In this case, a Jump if Equal, the jump occurs if ZF=0. Conditional jumps are always self-relative and limited to destinations whose distance can fit in 1 byte. This means destinations no further ahead than 127 bytes and no further behind this instruction than ~128 bytes.

If the target is 99 bytes ahead, then this codemacro would generate the instruction:

01110100 01100011

The distance counted begins with the byte after these 2 bytes above.

DB, DW, and DD

These directives are similar to the DB, DW, and DD directives which occur outside of codemacro definitions (see Chapter 3); however, there are some differences in the operands they accept.

The form of the directives is:

DB cmac expression or DW cmac expression or DD cmac expression

where cmac_ expression is either an expression without forward references which evaluates to an absolute number; a formal parameter name; or a formal parameter name with a dot-record field shift construct.

An absolute number means that the same value is to be assembled every time this codemacro definition is invoked. A formal parameter means that the corresponding actual operand is to be assembled. A dot-recordfield shift construct means that the actual operand is to be shifted and then plugged in, as discussed later in this chapter.

The operands to these codemacro initializations are restricted, in that lists and DUP counts are not allowed.

Note that the DQ and DT directive are not allowed inside codemacro definitions.

Record Initializations

The record initialization directive allows you to control bit fields smaller than one byte in codemacro definitions. The form of the directive is:

```
record__name[cmac.__expression__list]
```

where record__name is the name of a previously-defined record (see Chapter 3), and cmac__expression__list is a list of cmac__expressions, separated by commas. (These particular square brackets are not used in writing the list; their meaning here is that the list is optional.) A cmac_expression is, as in the above section, either a number, a formal, or a shifted formal. In addition, null cmac_expressions are allowed in the list; in which case the default record field value as specified in the RECORD definition is used.

The directive instructs the assembler to put together a byte or a word (depending on the record), using the constant numbers and supplied operands as specified in the expression list. The values to be plugged in might not fit into the record fields; in that case, the least significant bits are used, and no error is reported. In addition, a record initialization is subject to the following limitation: the number of fields in the record definition plus the number of fields being initialized by absolute numbers (by default or given), plus the number of fields initialized by shifted formal parameters *cannot* exceed 14.

RFIX

RFIX is a directive which generates two bytes: an 8086/8088 WAIT instruction (1001 1011B) followed by the first byte of an 8086/8088 ESCAPE instruction (1101) XXXB). The form of the directive is:

RFIX formal_or_number

where "formal_or_number" is either the name of a formal parameter with specifier D or an absolute number. The value of "formal_or", number" specifies the low-order three bits of the second byte generated.

As an example of the use of RFIX, consider the codemacro for the 8087 instruction FLD1:

```
Codemacro FLD1
RFIX 0018
DB 1110 1000B
ENDM
```

The source statement instruction FLD generates:

1001 1011 11011001 1110 1000

The first byte is an 8086/8088 WAIT instruction. The second byte is the first byte of an 8086/8088 ESCAPE instruction. The low-order three bits of the second byte, followed by the third byte, identify this as an FLD1 instruction.

RFIXM

RFIXM is a directive which generates the same two bytes as RFIX, but also instructs the assembler to determine whether a segment-override byte is needed to access a given memory location. The form of the RFIXM directive is:

RFIXM formal _or__number, formal__name

where "formal_or_number" is either the name of a formal parameter with specifier D or an absolute number, and 'formal_name' is the name of a formal parameter which represents a memory address; that is, its specifier must be 'E', 'M' or 'X'.

If the memory address uses the default segment register, no segment-override byte is needed and RFIXM generates the same two bytes as RFIX.

If the memory address requires a segment-override byte, RFIXM generates three bytes: an 8086/8088 WAIT instruction, a segment-override byte (001 reg 110B), and the first byte of an 8086/8088 ESCAPE instruction. Note that the segment-override byte is the second byte generated, not as SEGFIX would generate, the first.

(See the discussion of SEGFIX for information on how the assembler determines whether or not a segment-override byte is necessary.)

As an example of the use of RFIXM, consider one of the codemacros for the 8087 instruction FADD:

Codemacro FADDmemop:Mq RFIXM 100B, memop ModRM 000B, memop EndM

The source statement instruction FADD QUAR [BX] generates the following bytes:

1001 1011 00100110 11011100 00001010

The first byte is an 8086/8088 WAIT instruction. The second byte is the segmentoverride byte, specifying ES (reg=00). The third, fourth and fifth bytes identify the floating point instruction as FADD, with a memory operand pointed to by BX, with a displacement of 10. QUAR becomes a QWORD variable at offset 10 from a segment ASSUMED into the ES register only.

RNFIX

The RNFIX directive generates two bytes: an 8086 NOP instruction (1001 0000B) followed by the first byte of an 8086/8088 ESCAPE instruction (11011 XXXB). RNFIX functions like RFIX, except that a NOP instruction is the first byte generated, rather than a WAIT instruction. The format of the RNFIX directive is:

RNFIX formal_ or number

where "formal_or_number" is either the name of a formal parameter with specifier D or an absolute number. The value of "formal or number" specifies the low-order three bits of the second byte generated.

As an example of the use of RNFIX, consider the codemacro for the 8086 instruction FNCLEX:

```
Codemacro FNCLEX
RNFIX 0118
DB 111 000 108
EndM
```

The source statement instruction FNCLEX generates the following three bytes:

1001 0000 11011011 11100010.

RNFIXM

RNFIXM is a directive which generates the same two bytes as RNFIX, but also instructs the assembler to determine whether a segment-override byte is needed to access a given memory location. RNFIXM functions like RFIXM, except that a NOP instruction is the first byte generated, rather than a WAIT instruction. The format of the RNFIXM directive is:

RNFIXM formal_ or_number, formal_name

where "formal_or_number" is either the name of a formal parameter with specifier D or an absolute number and 'formal_name' is the name of a formal parameter which represents a memory address, that is, its specifier must be 'E', 'M' or 'X',

If a segment-override byte (001 reg 110B) is needed to address "formal_name," it immediately follows the first byte generated, i.e., the NOP instruction.

As an example of the use of the RNFIXM directive, consider the codemacro for the 8087 instruction FNSAVE:

```
Codemacro ENSAVE memop:M
RNfixM 101B, memop
ModRM 110B, memop
EndM
```

The source statement instruction FNSAVE WORD PTR SS:[BX] generates the following bytes:

1001 0000 00110110 11011 1101 0011 0111

Note that the segment-override byte (0011 0110B) follows the NOP instruction (10010000).

RWFIX

The RWFIX directive generates an 8086/8088 WAIT instruction (1001-1011B). The format of this directive is:

RWFIX

NOTE

The preceding descriptions assume that the generated code is to be linked with the 8087 chip library (8087.L1B). If the code is linked instead with the 8087 emulator library (E8087.L1B), an emulator instruction is generated instead of an 8087 instruction. The emulator instruction differs from the 8087 instruction in the first two bytes of code. The correct instruction may not be determined until the program is actually linked so the Assembler listing will always show the 8087 instructions.

Using the Dot Operator to Shift Parameters

A special construct allowed as the operand to a DB, DW, or DD, or as an element of the operand to a record initialization, is the shifted formal parameter. The form of this construct is:

```
formal_name.record_field_name
```

where formal name is the name of a formal whose corresponding operand will be an absolute number; and record_ field _name is the name of a record field. The assembler evaluates this expression when the codemacro is invoked, by right-shifting the operand provided using the shift count defined by the record field.

The example in the 8086 instruction set where this feature is used is the ESC instruction, which permits communication with other devices using the same bus. Given an address, ESC puts that address on the bus; given a register operand, no address is put on the bus. This enables execution of commands from an external device both with or without an associated operand. These commands are represented in the ESC codemacro as numbers between 0 and 63 inclusive. The interpretation of the number is done by the external device.

```
R53 Record RF1:5, RF2:3
R233 Record RF6:2, mid3:3, RF7:3
Codemacro ESC opcode:Db(0,63), addr:E
Segfix addr
R53 <11011B, opcode.mid3>
ModRM opcode, addr
EndM
```

The R53 line in the body of the codemacro generates 8 bits as follows: the high-order 5 bits become 11011B, and the low-order 3 bits are filled with the actual parameter supplied as "opcode" shifted right by the shift count of mid3, namely 3.

Example:

Assume that you wish to use ESC with an "opcode" of 39 on an "addr" of MEM-WORD, whose offset is 477H in ES, indexed by DL

ESC 39, ES: MEMWORD (DI) SEGFIX addr becomes ES: - 0010 0110B 39 = 00100111B opcode.MID3 = (000)00100 R53<11011B, opcode.mid3> becomes 110 11100 for [DI],MOD = 10,R/M = 101

MODRM opcode, addr puts "opcode" into bits 5, 4, 3 of the modrm byte, with bits 7, 6, 2, 1, 0 filled by the appropriate mod and R/M from "addr." Since opcode is 6 bits and the field is only 3 bits wide, only the low-order 3 are used, namely 111, and the high-order bits (100) are ignored.

Therefore MODRM opcode, addr becomes 1011 1101B followed by the offset of MEMWORD, 0111 0111 0000 0100.

Therefore the full object code for this ESC source line is:

```
0010 0110 (byte 1)
1101 1100 (byte 2)
1011 1101 (byte 3)
0111 0111 (byte 4)
0000 0100 (byte 5)
```

Note that opcode's 6 bits are split between the last 3 bits of byte 2 and bits 5, 4, 3 of byte 3.

PROCLEN

This special operand equals 0 if the current PROC is declared NEAR, and 0FFH if it is declared FAR. Code outside of PROC...ENDP blocks is considered NEAR. The RET codemacros use this operator in creating the correct machine instructions to return from a CALL to a NEAR or FAR procedure:

Codemacro RET R413 <OCH,PROCLEN,3> Endm

Instead of the more familiar DB or DW storage allocation commands, this codemacro makes use of a previously defined record. It is used here the same way a DB would be, but with the initialization given inside angle brackets to show that each field in the record gets its own initial value. You can tell there are at least 3 fields in the record (if this invocation validly matches the definition, i.e., is not an error) because 3 values are given, separated by commas.

Four such records are defined as one of the first acts of the assembler, to be used in defining its instruction set. They are listed in APPENDIX A along with the codemacros for ASM86:

 R53
 Record RF1:5, RF2:3

 R323
 Record RF3:3, RF4:2, RF5:3

 R233
 Record RF6:2, Mid3:3, RF7:3

 R413
 Record RF8:4, RF9:1, RF10:3

The last line above, R413, defines an 8 bit record of 3 fields: the high-order 4 bits (7, 6, 5, 4) called RF8, the next (bit 3) called RF9, and the low-order 3 (bits 2, 1, 0) called RF10. (When R413 is used as a storage allocation command, initial values for all fields must be specified within angle brackets because none were specified in the definition.)

In the codemacro for RET, the field RF8 is set to 0CH = 1100, and RF10 is set to 3 = 011. Field RF9, which becomes bit 3 of the allocated record byte, will be 0 if the current PROC (in which the RET appears) is typed NEAR, or it will be 1 if the PROC is typed FAR.

Note that PROCLEN is defined to give 8 bits, all zeros or all ones, but that R413 uses only one bit. The field size determines how many bits are used, and if more are supplied then the high-order bits are ignored beyond the field width.

Matching of Instructions to Codemacros

This section describes what might aptly be termed the heart of the 8086 assembly language. The careful ordering of the chain of codemacro definitions of a given instruction (for example, the ADD instruction) combines with the varied set of typing requirements on the operands to produce a single assembly language instruction mnemonic which represents many hardware instructions.

The algorithm for matching an instruction to a particular codemacro definition is as follows:

- 1. In pass 1, actual parameters are evaluated. Those containing forward references are treated as a special type, as described in each of the cases below.
- 2. If any of the actual parameters (when there are more than one) is a register expression without an associated type (e.g., [BX]), or if an implicit reference to the accumulator is made (e.g., "MOV,3"), then the other parameters are checked to see if at least one contains an unambiguous modifier type. Numbers

~

matching "b" do not suffice; but numbers matching "w," explicitly-given registers, and all typed variables do suffice to distinguish the modifier type. If no such parameter is found, the error message "INSUFFICIENT TYPE INFORMATION TO DETERMINE CORRECT INSTRUCTION" is issued, and no match is attempted. Note that a single, untyped, register expression parameter (as in FSTENV IBX)) is allowed. 3. The chain of codemacro definitions for a given instruction is searched for a match, beginning with the last one defined and working backwards. In order for a definition to match, the number of actual parameters must match the number of formals in the particular definition, and each actual must match the formal in specifier type, modifier (if given in the formal), and range (if given in the formal). The run-down of which actuals match which formals is as follows: я SPECIFIERS. Forward references in pass 1 match C.D.E.M.X. AX and AL match A,E,R. Labels match C. Numbers match D. Non-indexed variables match E.M.X. Indexed variables and register expressions match E,M. Registers except segment registers match E.R. Segment registers CS, DS, ES, SS match S. Floating-point stack element (ST, ST(0), ..., ST(7)) match F. The floating-point stack top (ST, ST(0)) match T. MODIFIERS. The nature of modifier-matching depends on what the matched specifier is. For numbers: Numbers between -256 and 255 match "b" only. Other numbers match "w" only. For labels: NEAR labels with the SAME CS-assume which are in the range -126 to +129 from the beginning of the codemacro match "b" only. Other NEAR labels with the same CS assume match "w" only. NEAR labels with a different CS-assume match no modifier. FAR labels match "d". For variables: Type BYTE matches "b." Type WORD matches "w." Type DWORD matches "d." Type QWORD matches "'q." Type TBYTE matches "1." Other numeric types match no modifier. Forward references match any modifier, except when typing information is attached, with BYTE PTR, SHORT, FAR PTR, etc. Index-register expressions without a type associated with them (e.g., [BX]) match either "b" or "w" when used with another operand of type "b" or "w" and matches no modifier for single-operand instructions. c. RANGES. Range specifiers are legal only for parameters which are numbers or registers (specifiers A, D, R, S). If one specifier follows the formal, the value of the actual must match; if two follow the formal, the value must fall within the inclusive range of the specifiers. For this matching, registers which are passed as actuals assume the following numeric values: AL: 0

- CL: 1
- DL:
- 2
- BL: 3 AH: 4
- CH: 5
- DH: 6

BH: 7 AX: 0 CX: Т DX – 2 BX: 3 SP: 4 BP: 5 SI: 6 DI: 7 ES: 0 CS: 1 SS: 2 DS: 3

Forward references do not match the formal if there is a range specifier.

- 4. If a match is found, the number of bytes of object code generated is estimated. Forward-reference variables, unless explicitly overridden, are assumed not to need a segment override byte. ModRMs involving forward references are assumed to require 16-bit displacements, except if the reference has SHORT, in which case an 8-bit displacement is assumed.
- 5. In pass 2, the search through the codemacro chain starts all over again, starting at the end of the chain and working backwards just as in pass 1. The resolution of codemacro parameters which were forward references in pass 1 might cause a different codemacro to be matched in pass 2.
- 6. Object code generated by the instruction is issued in pass 2. If the number of bytes output exceeds the pass 1 estimate, an error message is issued and the extra bytes are withheld. The instruction is thus incomplete and the program should not be executed. If the number of bytes is less than the pass 1 estimate, the remaining space is padded with 90H's (NOP; i.e., no operation).

The ADD instruction (like many other instructions) provides an excellent example of codemacro matching. The 11 codemacro definitions of the ADD instruction cover the following cases:

	DESTINATION	SOURCE
1.	BYTE MEMORY	IMMEDIATE BYTE
2.	WORD MEMORY	IMMEDIATE BYTE (not between -128 and 127)
3.	WORD MEMORY	IMMEDIATE BYTE (from ~128 to 127)
4.	WORDMEMORY	IMMEDIATE WORD
5.	AL	IMMEDIATE BYTE
6.	AX	IMMEDIATE BYTE
7.	AX	IMMEDIATE WORD
8.	MEMORY BYTE OR BYTE-REGISTER	BYTE-REGISTER
9.	MEMORY WORD OR WORD-REGISTER	WORD-REGISTER
10.	BYTE-REGISTER	MEMORY BYTE OR BYTE-REGISTER
11.	WORD-REGISTER	MEMORY WORD OF WORD-REGISTER

Each of the above English-language phrases is abbreviated in the codemacro definitions into a two-letter specifier-modifier combination. Once you are used to the abbreviations, the codemacros themselves are easier to scan and understand than the above English summary. Here are the first lines of each codemacro described above, in the same order, with an English reminder of its meaning, using EA to represent an effective address expression resolving to either a memory or register reference:

1. CodeMacro ADD dst:Eb, src:Db

(TO EA byte FROM data byte)

- 2. CodeMacro ADD dst:Ew, src:Db
- (TO EA word FROM large data byte)

3.	CodeMacro ADD dst:Ew, src:Db (-128,127)	(TO EA word FROM signed data byte)
4.	CodeMacro ADD dst:Ew, src:Dw	(TO EA word FROM data word)
5.	CodeMacro ADD dst:Ab, src:Db	(TO AL FROM data byte)
6.	CodeMacro ADD dst:Aw, src:Db	(TO AX FROM data byte)
7.	CodeMacro ADD dst:Aw, src:Dw	(TO AX FROM data word)
8.	CodeMacro ADD dst:Eb, src:Rb	(TO EA byte FROM register byte)
9 .	CodeMacro ADD dst:Ew, src:Rw	(TO EA word FROM register word)
10,	CodeMacro ADD dst:Rb, src:Eb	(TO register byte FROM EA byte)
11.	CodeMacro ADD dst:Rw, src:Ew	(TO register word FROM EA word)

The ordering of the codemacros is crucial. For example, the instruction "ADD AX.3" matches not only definition #6, but also definition #2, since as a register, AX qualifies as an Ew as well as an Aw. Since definition #6 produces less object code, it should be selected before definition #2. Hence, it is given later, so that when the assembler searches backwards from #11 up, it comes across #6 first.

Assuming that the following user symbols have been defined with the following attributes:

 BYTE__VAR
 byte variable

 WORD_VAR
 word variable

 WORD_EXPR
 memory-address expression

 B_ARRAY
 byte variable

The following assembler instructions would match the indicated codemacro definition line above:

```
ADD AX,250
                    + 6
ADD AX,350
                    → 7
ADD BX, WORD EXPR
                    → 11
ADD BX, DX
                    + 11
ADD BYTE_VAR, AL
                    → 8
ADD BYTE VAR, 254
                    → 1
ADD WORD_VAR,CX
                    → 9
ADD DH, BARRAY[SI] → 10
ADD CL, BYTE VAR
                    → 10
ADD AL,3
                    → 5
ADD WORD VAR,35648→ 4
ADD WORD VAR, OFFSET B ARRAY → 4
ADD [BX][SI], AH
                   → 8
ADD {BP},CL
                    \rightarrow 8
ADD DX,[DI]
                    → 11
                    → 11
ADD AX, [SI][8P]
ADD WORD_VAR,3
                    → 3
ADD WORD VAR, 255
                   ÷ 2
```

_ _

NOTE

Each codemacro is limited to a maximum of 128 internal bytes, which is reached at approximately 60 bytes of generated object code.

Codemacros

; 8086/186 and 6087 Codemacro Definitions R53 Record RF1:5,RF2:3 R323 Record RF3:3,RF4:2,RF5:3 R233 Record RF6:2, Mid3:3, RF7:3 R413 Record RF8:4, RF9:1, RF10:3 : 8086/186 Codemacros: CodeMacro AAA DB 37H EndM CodeMacro AAD DW ØAD5R EndM CodeMacro AAM DW ØAD4H EndM CodeMacto AAS OB 3EH EndM CodeMacro Ado dst:2b,src:Db Segfix dst DB 80H ModRM 2,dst DB STC EndM CodeMacro Ado dst:Ew,src:Db Segfix dst DB 81H ModRM 2,dst DW src EndM CodeMacro Adu dst:Ew,src:Db(-128,127) Seqfix dst DB 83H ModRM 2,dst DB src EndM CodeMacro Add dst:Ew,src:Dw Segfix dst D8 81H ModRM 2,dst DW src EndM CodeMacro Adc dst:Ab.src:Db DB 14H DB src EndM CodeMacro Add dst:Aw,sic:Db DB 15H DW Src EndM CodeMacro Adc dst:Aw,src:Dw DB 158 DW SEC EndM CodeMacro Adc dst:Eb,src:Rb Segfix dst DB 10H ModRM src,dst EndM

CodeMacco Adc dst:Ew.src:Rw Seqfix dst DB 118 ModRM stc,dst ~~ EndM CodeMacro Ade dst:Rb,sic:Eb Segfix src DB 12H ModRM dst,src PhaM CodeMacro Adc dst:Rw,src:Ew Segfix src DB 138 ModRM dst,src EndM CodeMacro Add dst:Eb,src:Db Segfix dst DB 80H ModRM Ø,dst DB src EndM CodeMacro Add dst:Ew.stc:Db Secfix dst DB BIN ModRM 0,dst DW SIC EndM CodeMacro Add dst:Ew,src:Db(-128,127) Segfix dst DB 83R ModRM 0,dst DB sic EndM CodeMacro Add dst:Ew,src:Dw Seqfix dst DB 81H ModRM Ø,dst CW SIC EndM CodeMacro Add dst:Ab,src:Db DB Ø48 DB src EndM CodeMacro Add dst:Aw,src:Db DB ØSH DW src EndM \sim CodeMacro Add dst:Aw,src:Dw DB 05H DW SIC EndM CodeMacro Add dst:Eb,src:Rb Segfix dst 08 0 ModRM stc.dst EndM

```
CodeMacro Add dst:Ew,src:Rw
  Segfix dst
  00 1
  ModRM stc.dst
EndM
CodeMacro Add dst:Rb,src:Eb
  Segfix src
  DB 2
  ModRM dst,src
EndM
CodeMacro Add dst:Rw,src:Ew
  Segfix Sto
  DB 3
  ModRM dst,src
EndM
CodeMacro And dst:Eb,spc:Db
  Seqfix dst
  DB 80H
  ModRM 4,dst
 DD src
EndM
CodeMacro And dst:Ew,src:05
  Segfix dist
  DB 81H
  Modam 4,dat
  DW src
EndM
CodeMacro And dst:Ew,src:Dw
 Segfix dst
  លម 91 ស
  ModRM 4,dst
  DW src
EndM
CodeMacro And dst:Ab,src:Ob
  DB 24H
  DB STC
EndM
CodeMacto And dst:Aw,sic:Db
 ОВ 259
DW 516
EndM
CodeMacro And dst:Aw,src:Dw
 DB 25H
  DW src
EndM
CodeMacro And dst:Eb,src:Rb
 Segfix dst
DB 204
 ModRM src,dst
EndM
CodeMacro And dst:Ew.src:Rw
  Segfix dst
  DB 21H
  ModRM src,dst
EndM
CodeMacro And dst:Rb,src:Eb
 Seg[ix src
DB 228
  ModaM dst,src
EndM
CodeMacro And dst:Rw,sic:Ew
 Seqfix src
DB 238
  ModRM dst,sic
Fudy
```

```
BOUND at end
CodeMacro Call addr:Ew
  Segfix addr
DB ØFFH
  ModRM 2,addr
EndM
CodeMacro Call addr:Ed
 Segfix addr
DB ØFFH
  ModRM 3,addr
EndM
CodeMacro Call addr:Cd
  DB 9A9
  DD addg
EndM
Codemacro Call addr:Cb
 D8 0E8H
  RelW addr
EndM
CodeMacro Call addr:Cw
 DB ØESH
 RelW addr
EndM
CodeMacro CBW
 DB 98H
EndM
CodeMacro CLC
 DB ØF88
ÉndM
CodeMacro CLO
 ЭВ 0ЕСН
EndM
CodeMacro CLI
 OB ØFAH
EndM
CodeMadro CMC
 DB 0F5H
EndM
CodeMacro Cmp dst:Eb,src:Db
 Segfix dst
DB 80H
ModRM 7,dst
 DB STC
EndM
CodeMacro Cmp dst:Ew,src:Db
  Segfix dst
  DB 81H
 ModRM 7,dst
 DW src
EndM
CodeMacro Cmp dst:Ew,src:Db(-128,127)
 Segfix dat
  DB B3H
 ModRM 7,dst
 DB src
EndM
CodeMacro Cmp dst:Ew.src:Dw
  Segfix dst
  DB 81H
  ModRM 7,dst
  DW STC
EndM
```

```
CodeMacro Cmp dst:Ab,src:Db
  DB 3CH
  D D
      SIC
EndM
CodeMacro Cmp dst:Aw,src:Db
  DB 3DH
  DW src
EndM
CodeMacro Cmp dst:Aw,src:Dw
  DB 3DH
  DW SEC
EndM
CodeMacro Cmp dst:Eb,src:Rb
  Segfix dst
  DH 38H
  ModRM stc.dst
EndM
CodeMacro Cmp dst:Ew,src:Rw
  Segfix dst
DB 398
  ModRM src.dst
EndM
CodeMacro Cmp dst:Rb,src:Eb
  Segfix sto
  DB 3AH
  ModRM dst,src
EndM
CodeMacto Cmp dst; Rw, src: Ew
  Segfix src
  DB 30H
  ModRM dst,src
EndM
CodeMacro CmpS SI ptr:Mb,DI ptr:Mb
  NoSegfix 25,DI_ptr
  Segfix SI_ptr
  DB ØA6H
EndM
CodeMacro CmpS SJ_ptr:Mw,DI_ptr:Mw
  NoSegfix ES, DI ptr
  Segfix SI_ptr
  DR ØA7H
EndM
CodeMacro CmpSB
 DB ØА6Н
EndM
CodeMacro CmpSW
 DB 0A7H
EndM
CodeMacro CWD
 DB
      99H
EndM
CodeMacro DAA
 DB 027H
EndM
CodeMacro DAS
 DB Ø2FH
EndM
CodeMacro Dec dst:Eb
  Segfix dst
  DB OFEN
 ModRM l,dst
EndM
```

```
CodeMacro Dec dst:Ew
  Segfix dst
  DB ØFFH
 ModRM 1,dst
EndM
CodeMacto Dec dst:RW
 R53 <010018,dst>
EndM
CodeMacro Div divisor:Eb
  Segfix divisor
  DB ØF6H
  ModRM 6, divisor
EndM
CodeMacro Div divisor:Ew
  Seqfix divisor
  DВ
    0F7H
  ModRM 6, divisor
EndM
; ENTER at end
CodeMacro Esc opcode:Db(0,63),addr:Eb
  Segfix addr
  R53 <110118,opcode.mid3>
  ModRM opcode,addr
EndM
CodeMacro Esc opcode:Db(0,63),addr:Ew
  Segfix addr
R53 <110118,opcode.mid3>
  ModRM opcode,addr
EndM
CodeMacro Esc opcode:Db(0,63),addr:Ed
  Segfix addr
  R53 <110119,opcode.mid3>
  ModRM opcode,addr
EndM
CodeMacro Hit
 DB @F4H
EndM
CodeMacro IDiv divisor:Eb
 Segfix divisor
  DB Ør6H
 ModRM 7,divisor
EndM
CodeMacro IDiv divisor:Ew
  Segfix divisor
  DB ØF7K
  ModRM 7, divisor
EndM
CodeMacro Imul mplier:Eb
  Segfix mplier
  08 0168
 ModRM 5,mplier
EndM
CodeMacro Imul mplier:Ew
  Segfix mplier
DB ØF7H
 ModRM 5,mplier
EndM
CodeMacro IMUL dst:RW,srcl:EW,src2;DB
  Only186
  Segfix srcl
  DB 69K
 ModRM dst,srcl
 D₩ src2
EndM
```

```
CodeMacro IMUL dst:RW.stcl:EW.src2:D8(-128,127)
  Onlv186
  Segfix stcl
  DB 688
ModRM dst,srcl
  DB 5702
EndM
CodeMacro IMUL dst:RW,src1:EW,src2:OW
  On1y186
  Seyfix srcl
  DB 6911
  ModRM dst,srci
  DW srcZ
£ndM
CodeMacro IMUL dst:RW,src2:OB
  On1y186
  DB 691
  ModRM dst,dst
  DW SIC2
EndM
CodeMacro IMUL dst:RW,src2:D0(-128,127)
  Only186
  DB 68H
  ModRM dst,dst
  DB src2
EndM
CodeMacro IMUL dst:RW.src2:DW
  Only186
  08 698
  ModSM dst,dst
  DW src2
EndM
CodeMacro In dst:Ab,port:Db
  DB ØF.4H
  DB port
EndM
CodeMacro In dst:Aw,port:Db
  DB 0659
  DB port
EnđM
CodeMacro In dst:Ab,port:Rw(DX)
  DB 2ECH
EndM
CodeMacro In dst:Aw,port:Rw(DX)
  DB ØEDH
EndM
CodeMacro Inc dst:Eb
  Segfix dst
  DB ØPEH
  ModRM 0,dst
EndM
CodeMacro Inc dst:Ew
  Segfix dst
  DB ØFFH
 ModRM Ø,dst
EndM
CodeMacro Inc dst:Rw
 R53 <010008,dst>
EndM
; INS, INSB, INSW at end
CodeMacro Int itype:Db
DB ØCDH
 DB itype
EndM
```

CodeMacro Int itype:Db(3) D B ACCH EndM CodeMacro IntO DB ØCEH EndM CodeMacro Iret DB ØCFH EndM CodeMacro JA place:Cb 77H DВ RelB place EndM CodeMacro JAE place:Cb DB 736 RelB place EndM CodeMacro JB place:Cb **DB** 72H RelB place EndM CodeMacro JBE place:Cb DB 76H RelB place EndM JC Equ JB CodeMacro JCXZ place:Cb DB ØE3H Rel9 place EndM CodeMacro JE place:Cb DB 74H RelB place EndM CodeMacro JC place:Cb DB 7FH SelB place EndM CodeMacro JGE place:Cb DB 7DH ReiB place EndM CodeMacro JL place:Cb DB 7C8 RelD place EndM CodeMacro JLE place:Cb Db 7EH ReiB place EndM CodeMacro Jmp place:Ew Segfix place DB 065H ModRM 4, place EndM CodeMacro Jmp place:Md Segfix place DB ์ ตระห์ ModRM 5,place EndM

CodeMacro Jmp place:Cd DB ØRAH DD place EndM CodeMacro Jmp place:Cb DB ØEBH Rel8 place EndM CodeMacro Jmp place:Cw 03 6691 RelW place EndM JNA Equ JBE JNAE Equ JB JNH Equ JAR JNBE Equ JA JNC Equ JNB CodeMacro JNE place:Cb DB 758 RelB place EndM JNG Equ JLE JNGE Equ JL JNL Equ JGE JNLE Equ JG CodeMacro JNO place:Cb DB 718 RelR place EndM CodeMacro JNP place;Cb DB 7BH RelB place EndM CodeMacro JNS place:Cb DB 79H RelB place EndM JNZ Equ JNE CodeMacro JO place:Cb DB 70H ReIB place EndM CodeMacro JP place:Cb DB 7AH Rel8 place EndM JPE Equ JP JPO Equ JNP CodeMacro JS place:Ch DB 78H ReIB place EndM JZ Equ JE

CodeMacro LAHF DB 9FH Mhn3 CodeMacro LDS dst:Rw,arc:Ed Segfix arc OB ØC5H ModRM dat, src EndM LEAVE at end CodeMacro LES dst:Rw,src:Ed Seqfix sic DB ØC4H ModRM dst,src EndM CodeMacro LEA dst:Rw,src:M DB 80H ModRM dst.src EndM CodeMacro Lock Prefx DB ØFØH EndM CodeMacro LodS SI_ptr:Mb Segfix SI_ptr DB @ACH EndM CodeMacro LodS 51_ptr:Mw Segfix SI_ptr DB ØADH EndM CodeMacro LodSB DB. ØACH EndM CodeMacro LodSW DB ØADH Ende CodeMacro Loop place:Cb DB Ø52H RelB place EndM CodeMacro LoopE place:Cb DB ØFIH RolB place EndM CodeMacro LoopNE place:Cb DB ØEØH Rel8 place EndM LOOPNZ EQU LOOPNE LoopZ Equ LoopE CodeMacro Mov dst:Eb,src:Db Segfix dst DB ØC6H ModRM Ø,dst DB src EndM CodeMacro Mov dst:Ew,src:Db Segfix dst DB 0C7H ModRM Ø,dst D₩ src EndM

```
CodeMacro Mov dst:Ew,src:Dw
  Segfix dst
  DB 0C7H
  ModRM Ø,dst
  DW SIC
EndM
CodeMacro Mov dst:Rb,src:Db
  R53 (10110B,dst)
  DB Src
EndM
CodeMacro Mov dst:Rw,src:Db
  R53 <10111B,dst>
  DW SIC
EndM
CodeMacro Mov dst:Rw,src:Dw
  R$3 <101118,dst>
  DW src
EndM
CodeMacro Mov dst:Eb,src:Rb
  Segfix dst
  D6 68H
  ModRM src,dst
EndM
CodeMacro Mov dst:Ew,scc:Rw
  Segfix dst
  DB 09H
  ModRM src.dst
EndM
CodeMacro Mov dst:Rb,src:Eb
  Segfix src
DB 8AH
  ModRM dst,src
EndM
CodeMacro Mov dst:Rw,src:Ew
  Segfix src
  DB 8BH
  ModRM dst.src
EndM
CodeMacro Mov dst:Ew,sic:S
 Segfix dst
DB ØBCH
  ModRM src,dst
EndM
CodeMacro Mov dst:S(ES),src:Ew
  Segfix src
  98 08£H
  ModRM dst.src
EndM
CodeMacro Mov dst:S(SS,DS),src:Ew
  Segfix src
  DB 28EH
  ModRM dat, src
EndM
CodeMacro Mov dst:Ab,src:Xb
  Segfix src
 DB ØAØH
DW src
EndM
CodeMacro Mov dst:Aw,src:Xw
  Senfix src
  DB ØA1H
  DW src
EndM
```

~

```
CodeMacro Mov dst:Xb,stc:Ab
  Seqfix dst
  DB ØA2H
DW dst
EndM
CodeMacro Mov dst:Xw,stc:Aw
  Segfix dst
  DB ØA3H
  DW dist
EndM
CodeMacro Mov$ SI_ptr:Mb,DI_ptr:Mb
NoSegfix RS,SI_ptr
Segfix DI_ptr
  DB 0A4H
EndM
CodeMacro MovS SI_ptr:Mw,DI_ptr:Mw
  NoSeqfix ES,SI_ptr
Seqfix DI_ptr
DB 0A5H
EndM
CodeMacro MovSB
 DB ØA4H
€ndM
CodeMacro MovSW
  DB ØASH
EndM
CodeMacro Mul mplier:Eb
  Segfix mplier
  DBÍ ØF6H
  ModRM 4, molier
EndM
CodeMacro Mul mplier:Ew
  Segfix mplier
  38 أ7H
  ModRM 4, mplier
EndM
CodeMacro Neg dst:Eb
  Segfix dst
  pb 6668
  ModRM 3,dst
EndM
CodeMacro Neg dst:Ew
  Segfix dst
DB 017H
  ModRM 3,dst
EndM
CodeMacro Nil
EndM
Codemacro Nop
 DB 90/H
EndM
CodeMacro Not dst:Eb
  Segfix dst
  DB ติทธิพ
  ModRM 2,dst
EndM
CodeMacro Not dst:Ew
 Segfix dst
  DB ØP7H
 ModRM 2,dst
EndM
```

CodeMacro OR dst:Eb,src:Db Segfix dist DB 8011 ModRM 1,dst DB src En∂M CodeMacro OR dst:Ew,stc:Dw Segfix dst 08 918 ModRM 1,dst DW src EndM CodeMacro OR dst:Ew,src:Db Segfix dst DВ 81H ModRM 1.dst DW src EndM CodeMacto OR dst:Ab,src:Db DB ØCH DВ src EndM CodeMacro OR dst:Aw,stc:Db OB ØDH DW SEC EndM CodeMacro OR dst:Aw, src:Dw DB ØDH DW src EndM CodeMacro OR dst:Eb,src:Rb Segfix dst DB 8 ModRM src.dst EndM CodeMacro OR dst:Ew,src:Rw Segfix dst DB 9 ModRM szc,dst EndM CodeMacro OR dst:Rb,src:Eb Segfix src DB ØAH ModRM dst,src EndM CodeMacro OR dst:Rw,src:Ew Seyfix src กต ติตห ModRM dst,src EndM CodeMacro Out port:Db,dst:Ab DB ØE6H OB port EndM CodeMacro Out port:Db,dst:Aw D8 ØE7H DB port EndM CodeMacro Out port: Rw(DX), dst: Ab DB ØEEH EndM CodeMacro Out port:Rw(DX),dst:Aw DB ØEFH EndM

; OUTS, OUTSB, OUTSW at end CodeMacro Pop dst:Ew Seqfix dst DB 08FH ModRM 0,dst EndM CodeMacro Pop dst:S(ES) R323 <0,dst,7> EndM CodeMacro Pop dst:S(SS,DS) R323 <0,dst,7> EndM CodeMacro Pop dst:Rw R53 <01011B,dst> EndM ; POPA at end CodeMacro Popr DB 9DH EndM CodeMacro PUSH src:D On1y186 D8 68H DW src EndM CodeMacro PUSH src:DB(-128,127) Only186 DB 6AH DB Stc EndM CodeMacto Push src:Ew Seqfix src DB ØFFH ModRM 6,stc EndM CodeMacro Push stc:S R323 (0, sic, 6> EndM CodeMacro Push stc:Rw R53 <01010B,src> EndM ; PUSHA moved to end CodeMacro PushE DB 9CH EndM CodeMacro RCL dst:Eb,count:D(0,31) Only186 Segfix dst ₽₿ ๎ 00 00 H ModRM 2,dst DB count EndM CodeMacro RCL dst:Eb,count:Db(1) Segfix dst DB ØDØH ModRM 2,dst EndM

```
CodeMacro RCL dst:Ew,count:D(0,31)
  Only186
  Segfix dst
  DB ØC1H
  ModRM 2.dst
  DB count
EndM
CodeMacro RCL dst;Ew,count:Db(1)
  Segfix dst
  DB ØD1H
  ModRM 2,dst
EndM
CodeMacro RCL dst:Eb,count:Rb(CL)
  Segfix dst
  DB ØD2H
  ModRM 2,dst
EndM
CodeMacro RCL dst:Ew,count:Rb(CL)
  Segfix dst
  08 0038
  ModRM 2,dst
EndM
CodeMacro RCR dst:Eb,count:D(0,31)
  On1y186
  Segfix dst
  DB ผิCผห
  ModRM 3,dst
 DB count
EndM
CodeMacro RCB dst:Eb,count:Db(1)
  Segfix dst
  DB ØDØH
 ModRM 3,dst
EndM
CodeMacro RCR dst:EW,count:D(0,31)
  Only186
  Segtix dst
  DB 9C1H
  ModRM 3,dst
  DB count
EndM
CodeMacro RCR dst:Ew.count:Db(1)
  Segfix dst
  DB 001H
 ModRM 3,dst
EndM
CodeMacro RCR dst:Eb,count:Rb(CL)
 Segfix dst
  DB 9026
  ModRM 3,dst
EndM
CodeMacro RCR dst:Ew,count:Rb(CL)
  Seqfix dst
  DB ์ ชุค3H
 ModRM 3,dst
EndM
CodeMacto Rep Prefx
 DB 073H
EndM
CodeMacro RepE Prefx
 DB ØF3H
Endr.
CodeMacro RepNE Prefx
  DB ØF2H
EndM
```

```
RepNZ Equ RepNE
  RepZ Equ RepE
 CodeMacro Ret src:Db
   R413 <0CH, Proclen, 2>
   DW stc
 EndM
CodeMacro Ret src:Dw
  R413 <0CH, Proclen, 2>
  OW SIC
EndM
CodeMacro Ret
  R413 <0CH, Proclen, 3>
EndM
CodeMacro ROL dst:Eb,count:D(0,31)
  Only186
  Segfix dst
  DB 9C9H
  ModRM 0.dst
  08 count
EndM
CodeMacro ROL dst:Eb,count:Db(1)
  Segfix dst
  DB ØDØH
  ModRM Ø,dst
EndM
CodeMacro ROL dst:Ew,count:D(0.31)
  On1y186
  Segfix dst
  DB 0C1H
  ModRM 0,dst
  DB count
EndM
CodeMacro ROL dst:Ew,count:Db(1)
  Segfix dist
  บธั¢ยเา∺
  ModRM 0,dst
EndM
CodeMacro ROL dst:Eb,count:Rb(CL)
  Segfix dst
DB 0028
  ModRM Ø,dst
EndM
CodeMacro ROL dst:Ew,count:Rb(CL)
  Segfix dst
  DS ØD38
 ModRM 0,dst
EndM
CodeMacro ROR dst:Eb,count:D(0,31)
  Only186
  Segfix dst
  DB ØC9H
  ModRM 1,dst
  DB count
EndM
CodeMacro ROR dst:Eb,count:Ob(1)
  Segfix dst
  H000 B
 ModRM 1,dst
EndM
```

```
CodeMacro ROR dst:Ew,count:D(0,31)
  Only186
  Segfix dst
  DB ØC1H
  ModRM 1,dst
  DB count
EndM
CodeMacro ROR dst:Ew,count:Db(1)
  Seqfix dst
  DB ØD1H
  ModRM 1,dst
EndM
CodeMacro ROR dst:Eb.count:Rb(CL)
  Secfix dst
  DB 002H
  ModRM 1,dst
EndM
CodeMacro ROR dst:Ew,count:Rb(CL)
  Segfix dst
  DB
     ØD 3H
  ModRM 1,dst
EndM
CodeMacro SAHF
  DB 9EH
EndM
CodeMacro SAL dst:Eb,count:D(0,31)
  Only186
  Segfix dst
  DB ØCØK
  ModRM 4,dst
  DB count
EndM
CodeMacro SAL dst:Eb,count:Db(1)
  Segfix dst
  DB ODØN
  ModRM 4,dst
EndM
CodeMacro SAL dst:Ew.count:D(0,31)
  Only186
  Segfix dst
  DB ØCIH
  ModRM 4,dst
  DB count
EndM
CodeMacro SAL dst:Ew,count:Db(1)
  Seqfix dst
  D8 ØD1H
  ModRM 4.dst
EndM
CodeMacro SAL dst:Eb,count:Rb(CL)
  Segfix dst
  DB ØDZH
  ModRN 4,dst
EndM
CodeMacro SAL dst:Ew,count:Rb(CL)
  Seafix dst
  DB ØD3H
  ModRM 4,dst
EndM
CodeMacro SAR dst:Eb,count:3(0,3))
  On1y186
  Seqfix dst
  OB OCON
 ModRM 7,dst
 DB count
EndM
```

- -

CodeMacro SAR dst:Eb,count:Db(1) Segfix dst DB GDOH ModRM 7,dst EndM CodeMacro SAR dst:Ew,count:D(0,31) Only186 Segfix dst OB ØC1H ModRM 7,dst DB count EndM CodeMacro SAR dst:Ew,count:Db(1) Segfix dst DB 001H ModRM 7,dst EndM CodeMacro SAR dst:Eb,count:Rb{CL} Seqfix dst DB ØD2H ModRM 7,dst EndM CodeMacro SAR dst:Ew,count:Rb(CL) Segfix dst 0B 003H ModRM 7,dst EndM CodeMacro Sbb dst:Eb,src:Db Segfix dst DB BØH ModRM 3,dst DB src EndM CodeMacro Sbb dst:Ew.src:Db Segfix dst DB 81H ModRM 3,dst DW src EndM CodeMacro Sbb dst:Ew, src:Db(-128,127) Segfix dst DB 83H ModRM 3,dst DB src EndM CodeMacro Sbb dst:Ew,src:Dw Segfix dst DB 91H ModRM 3,dst OW src EndM CodeMacro Sbb dst:Ab,src:Db DB 1CH DB sre EndM CodeMacro Sbb dst:Aw, src:Db DB 1DH DW src EndM CodeMacro Sbb dst:Aw,src:Dw DB 10H D₩ SEC EndM

```
CodeMacro Sbb dst:Eb,src:Rb
  Seqfix dst
  DB 18H
  ModRM src.dst
EndM
CodeMacro Sbb dst:Ew,src:Rw
  Segfix dst
  DB 19H
  ModRM src,dst
EndM
CodeMacro Sbb dst:Rb,src:Eb
  Seqfix src
  DB 1AH
  ModRM dst,src
EndM
CodeMacro Sbb dst:Rw,src:Ew
  Segfix src
  Ω85́1, BH
  ModRM dst,src
EndM
CodeMacro ScaS D1_ptr:Mb
  NoSeqfix ES, DI ptr
  DB ØAEH
EndM
CodeMacro ScaS DI ptr:Mw
  NoSeqfix ES, DI ptr
  DB ØAFH
End⋈
CudeMacro ScaSB
 DB ØAEH
EndM
CodeMacro ScaSW
 DB ØAFH
EndM
  SHL Equ SAL
CodeMacro SHR dst:Eb,count:D(0,31)
  Only186
  Segfix dst
  DB BCØH
 ModRM 5,dst
  DB count
EndM
CodeMacro SHR dst:Eb,count:Ob(1)
 Segfix dst
 កត់ ទាក់ទា
 ModRM 5,dst
EndM
CodeMacro SHR dst:Ew,count:O(0,3))
  Only:86
  Segfix dst
 DB RC1H
 ModRM 5,dst
 DB count
EndM
CodeMacro SHR dst:Ew,count:Db(1)
 Segfix dat
DB 001H
 ModRM 5, dst
EndM
CodeMacro SHR dst:Eb,count:Rb(CL)
 Segfix dst
 DB 0D2H
 ModRM 5,dst
EndM
```

_ _

```
CodeMacro SHR dst:Ew,count:Rb(CL)
  Segfix dst
  DB 003H
  ModRM 5,dst
Ender
CodeMacro STC
  UB ØF9H
EndM
CodeMacro STD
  DB ØFDH
EndM
CodeMacro STI
  OB ØFBH
EndM
CodeMacro StoS DI ptr:Mb
  NoSeqfix ES, DI ptr
  DB ØAAH
EndM
CodeMacro StoS DI ptr:Mw
 NoSegfix ES, DI ptr
  DB GABH
EndM
CodeMacro StoSB
 DB ØAAH
EndM
CodeMacro StoSW
 DB ØABH
EndM
CodeMacro Sub dst:Eb,src:Db
  Segfix dst
  DB 80H
  ModRM 5,dst
  DB Src
EndM
CodeMacro Sub dst:Ew.src:Db
  Segfix dst
DB 81H
  ModRM 5,dst
  DW Src
EndM
CodeMacro Sub dst:Ew,stc:Db(-128,127)
  Seqfix dst
  DB 83H
  ModRM 5,dst
  DB src
EndM
CodeMacro 5ub dst:Ew,src:Dw
  Segfix dst
  DB 818
  ModRM 5,dst
  DW Sto
End™
CodeMacro Sub dst:Ab,src:Db
  DB 2CH
  DB
     SrC
EndM
CodeMacro Sub dst:Aw, src:Db
 DB 2DH
DW src
EndM
```

```
CodeMacro Sub dst:Aw,src:Dw
  DB 2DH
DW SIC
EndM
CodeMacro Sub dst:Eb,src:Rb
  Segfix dst
  DB 28H
  ModRM src,dst
EndM
CodeMacro Sub dst:Ew,src:Rw
  Segfix dst
DB 29H
  ModRM src.dst
EnðM
CodeMacro Sub dst:Rb,src:Eb
  Segfix src
  DB 2AH
  ModRM dst,src
EndM
CodeMacro Sub dst:Rw,src:Ew
  Segfix src
  DB 26H
  ModRM dst,src
EndM
CodeMacro Test dst:Sb,src:Db
  Seqfix dst
  OB ØF68
  ModRM 0,dst
  DB stc
EndM
CodeMacro Test dst:Ew,src:Db
  Segfix dst
  DB ØF7H
  ModRM Ø,dst
  D₩ src
EndM
CodeMacro Test dst:Ew,stc:Dw
  Segfix dst
  DB ØF7K
  ModRM 0,dst
  DW src
EndM
CodeMacro Test dst:Ab,src:Db
  DB ØABH
  DB src
EndM
CodeMacro Test dst:Aw,src:Db
  DB ØA9H
 DW src
EndM
CodeMacro Test dst:Aw,src:Dw
 DB ØA9H
 DW
     SIC
EndM
CodeMacro Test dst:Eb,src:Rb
 Seqfix dst
  DB 8411
 ModRM src,dst
EndM
CodeMacro Test dst:Ew,src:Rw
 Segfix dst
DB 85H
  ModRM src,dst
EndM
```

CodeMacro Test dst:Rb,stc:Eb Segfix src DB 84H ModRM dst,src EndM CodeMacro Test dst:Rw,src:Ew Segfix src DB 85H ModRM dst,src EndM CodeMacro Wait DB 098H EndM CodeMacro Xchq dst:Eb,src:Rb Segtix dst DB 86H ModRM src.dst EndM CodeMacro Xchq dst:Ew,src:Rw Seqfix dst DB 879 ModRM src,dst EndM CodeMacro Xchq dst:Rb,src:Eb Segfix src DH 86H ModRM dst.src EndM CodeMacro Xchg dst:Rw,src:Ew Segfix src DB 878 ModRM dst,src EndM CodeMacro Xchg dst:Rw,src:Aw R53 <100108,dst> EadM CodeMacro Xchq dst:Aw,src:Rw R53 <100108.src> 8ndM CodeMacro Xiat table:Mb Seqfix table วธ์ øว7∺ Ender CodeMacro XlatS 28 ØD7H EndM CodeMacro Xor dst:Eb,src:Db Seqfix dst DR 80H ModRM 6,dst DB src EndM CodeMacro Xor dst:Ew,src:Db Segfix dst DB B1H ModRM 6,dst DW src EndM CodeMacro Xor dst:Ew,src:Dw Seqfix dst 08 818 ModRM 6,dst DW STC EndM

~

```
CodeMacro Xor dst:Ab,src:Ob
  DB 34H
DB src
EndM
CodeMacro Xor dst:Aw,src:Db
  DB 35H
DW src
EndM
CodeMacro Xor dst:Aw,src:Dw
  DB 35H
DW src
EndM
CodeMacto Xor dst:Eb,stc:Rb
  Segfix dst
  DB ์ 360 H
  ModRM src,dst
EndM
CodeMacro Xor dst:Ew,src:Rw
  Segfix dst
DB 31H
  ModRM src,dst
EndM
CodeMacro Xor dst:Rb,src:Eb
  Segfix src
  DB 
      32H
  ModRM dst,stc
EndM
CodeMacro Xor dst:Rw,src:Ew
  Segfix src
  DB 338
  ModRM dst,src
EndM
; 8087 Codemacros:
CodeMacro F2XM1
  Rfix 001B
DB 11110000B
EndM
CodeMacro FABS
 Rfix 0018
DB 11100001B
EndM
CodeMacro FADD memop:Md
  RfixM 0003,memop
ModRM 0008,memop
EndM
CodeMacro FADD memop:Mg
  RfixM 100B,memop
ModRM 000B,memop
EndM
CodeMacro FADD dst:T,src:F
  Rfix 0009
R233 <118,0008,src>
EndM
CodeMacro FADD dst:F,src:T
  Rfix 1008
R233 <118,0008,dst>
End.1
CodeMacro FADD
  Rfix 110B
  DB 11000001B
EndM
```

```
CodeMacro FADDP dst:F,stc:T
   Rfix 110B
R233 <11B,000B,dst>
 EndM
 CodeMacto FBLD memor:Mt
   RfixM 1118,memop
ModRM 1008,memop
 EndM
 CodeMacro PBSTP memop:Mt
   RfixM 1118,memop
ModRM 1108,memop
 EndM
CodeMacto FCHS
  Rfix 9918
   DB 11100000B
 EndM
 CodeMacro FCLEX
  Rfix Ø11B
   DB 11100010B
 EndM
CodeMacro PCOM memop:Md
REixM 0008,memop
ModRM 0108,memop
 EndM
CodeMacro FCOM memop:Mq
RfixM 100B,memop
ModRM 010B,memop
EndM
CodeMacro FCOM fpst:F
   Rfix 9908
R233 <118,0108.fpst>
 EndM
CodeMacro FCOM
  Rfix Ø008
   UB 110100018
EndM
CodeMacro FCOMP memop:Md
  RfixM 000B.memop
ModRM 011B.memop
EndM
CodeMacto FCOMP memop:My
  RfixM 100B,memop
ModRM 011B,memop
EndM
CodeMacro FCOMP fpst:E
  Rfix 000B
R233 <11B,011B,fpst>
ΣndM
CodeMacro FCOMP
  Rfix 0008
  DB 110110018
EndM
CodeMacro FCOMPP
  Rfix 110B
  DB 110110018
EndM
CodeMacro FDECSTP
  Rfix ØØ1B
  OB 11110110B
EndM
```

CodeMacro FDISI Rfix 0110 OB 11100001B EndM CodeMacro FDIV memop:Md RfixM 000B,memop ModRM 110B,memop EndM CodeMacro FDIV memop:Mq RfixM 100B,memop ModRM 110B,memop EndM CodeMacro FDIV dst:T,src:F Rfix 000B R233 <11B,110B,stc> EndM CodeMacro FDIV dst:F,src:T Rfix 100B R233 (11B,111B,dst) EndM CodeMacro FDIV Rfix 110B D9 111110018 EndM CodeMacro FdIVP dst:F,src:T Rfix 1108 R233 <118,1118,dst> EndM CodeMacro FDIVR memop:Md RfixM 000B,memop ModRM 111B,memop EndM CodeMacro FDIVR memop:Mg RfixM 1008,memop ModRM 1118,memop EndM CodeMacro FDIVE dst:T,scc;F Rfix 0000 R233 <119,1118,src> EndM CodeMacro FDIVR dst:P,src:T Rfix 100B R233 <11B,1109,dat> EndM CodeMacro FDIVR Rfix 110B DB 11110001B EndM CodeMacro EDIVEP dst:F,stc:T Rfix 110B R233 <11B,110B,dst> EndM CodeMacro FENI Rfix \$11B DB 111000008 EndM CodeMacro FFREE fpst:F Rfix 1018 R233 <118,0008,fpst> EndM

CodeMacro FIADD memop:Mw RfixM 110B,memop ModRM 0008,memop EndM CodeMacro FIADD memop:Md RfixM 010B,memop ModRM 000B,memop EndM CodeMacro FICOM memop:Mw RfixM 110B, memop ModRM Ø10B, memop EndM CodeMacro FICOM memop:Md RfixM 010B,memop ModRM 010B,memop EndM CodeMacro FICOMP memop:Mw RfixM 110B,memop ModRM 0118,memop EndM CodeMacro FICOMP memop:Md RfixM Ø1ØB,memop ModRM Ø11B,memop EndM CodeMacro FIDIV memop:Mw RfixM 110B,memop ModRM 110B,memop EndM CodeMacro FID(V memop:Md RfixM 0108,memop ModRM 1108,memop EndM CodeMacro FIDIVR memop:Nw RfixM 110B,memop ModRM 111B,memop EndM CodeMacro FIDIVR memop:Md RfixM 010B,memop ModRM 111B,memop EndM CodeMacro FILD memop:Mw RfixM 1118,memop ModRM 9998,memop EndM CodeMacro F11D memop:Md RfixM Ø118,memop ModRM ØØØB,memop EndM CodeMacro FILD memop:Mg RfixM 111B, memop ModRM 101B, memop EndM CodeMacto FIMUL memop:Mw RfixM 110B,memop ModRM 0018,memop EndM CodeMacro FIMUL memop:Md RfixM 010B,memop ModRM 001B,memop EndM

 \sim

CodeMacro FINCSTP Rfix ØØ1B DB 111101118 EndM CodeMacro FINIT Rfix Ø11B DB 11100011B EndM CodeMacro FIST memop:Mw RfixM 111B,memop ModRM 010B,memop EndM. CodeMacro FIST memop:Md RfixM Ø11B,memop ModRM Ø10B,memop EndM CodeMacro FISTP memoo:Mw RfixM 1118,memop ModRM 0118,memop EndM CodeMacro FISTP memop:Md RfixM Ø11B,memop ModRM Ø11B,memop EndM CodeMacro FISTP memop:Mg RfixM 111B,memop ModRM 111B,memop EndM CodeMacro FISUB memop:Mw RfixM 1108,memop ModRM 1008,memop EndM CodeMacro FISUB memop:Md RfixM Ø10B,memop ModRM 100B,memop EndM CodeMacro FISUBR memop:Mw RfixM 110B,memop ModRM 101B,memop EndM CodeMacro FISUBR memop:Md RfixM Ø10B,memop ModRM 101B,memop EndM CodeMacro FLD memop:Md RfixM Ø01B.memop ModRM ØØØB.memop EndM CodeMacro FLD memop:Mg RfixM 101B, memop ModRM 000B, memop EndM CodeMacro FLD memop:Mt RfixM 0118,memop ModRM 1018,memop EndM CodeMacro FLD fpst:F Rfix 0018 R233 <118,0008,fpst> CodeMacto fISTP memor:Mw RfixM 1118,memor ModRM 0118,memor EndM

CodeMacro FISTP memori:M4 RfixM 911B,memop ModRM 911B,memop EndM CodeMacro FISTP memor:Mo RfixM 1118,memoo ModRM 1118,memoo EndM CodeMacro FISUB memon: Mw RfixM 1108,memop ModRM 1009,memop EndM CodeMacto FISUB memory:Md RfixM Ø108,memor ModRM 1008,memor EndM CodeMacro FISUBR memoorMw RfixM 1198,memop ModRM 1918,memop EndM CodeMacto EISUBR memop:Md REIXM 0100.membo MudRM 1018.membo EndM CodeMacro FLD memop:Md RfixM ØØ1B,memop ModRM ØØØ8,memop EndM CodeMacco FLD memop:Mg RfixM 1018.memop ModRM 3008.memop EndM CodeMacro FLD memopiMt RfixM 0118,memon ModRM 1018.memon EndM CodeMacro FLD fpst:F Rfix 0019 R233 <119,0008,fpst> EndM CodeMacro FLD1 Rfi× 0018 DB 111010008 EndM CodeMaggo PLDCW memod:M RfixM 0018, memor ModRM 1018, memop EndM CodeMacro FLDENV memop:M RfixM 0018,memoo ModRM 100B, memory EndM CodeMacro FLOL2E Rfix 0018 DB 111010108 EndM CodeMacro FLOL 2T Rfix 001B OB 11101001B EndM

CodeMacro FLDLG2 Rfix ØØ18 DB 11101100B EndM CodeMacro FLDLN2 Rfix 001B DS 111011018 EndM CodeMacro FLDPI Rfix 0018 OB 11101011B EndM CodeMacro FLDZ Rfix 0019 DB 111011108 EndM CodeMacro FMUL memop:Md RfixM ØØØB,memon ModRM ØØlB.memop EndM CodeMacco FMUL memop:Mg RfixM 1008.memor ModRM 0018.memor EndM CodeMacro FMUL dst:T,src:F Rfix 0000 R233 <118.0018,src> EndM CodeMacro FMUL dst:F.src:T Rfix 1008 R233 <118,0018,dst> EndM CodeMacro FMUL Rfix 110B DB 11001001B EndM CodeMacro PMULP dst:Plsre:T Rfix 1108 R233 <118,0018.dst> EndM CodeMacro FNCLEX RNfix 0119 DB 11100010B EndM CodeMacro FNDISI RNfix 011B DB 11100001B EndM CodeMacro FNENI RNfix Ø11B DB 11100000B EndM CodeMacro ENINIT RNFix Ø11B DB 111000118 EndM CodeMacro FNOP Rfix 0018 DB 110100008

EndM

CodeMacro ENSAVE memop:M RNfixM 1018,memop ModRM 110B. nemop EndM CodeMacro FNSTCW memod:M RNfixM 001RImemod ModRM 111BImemod EndM CodeMacro FNSTENV memoria RNfixM 0018,memor ModRM 1108.memor EndM CodeMacro FNSTSW memodik RNfixM 1018,memod ModRM 1018,memod EndM CodeMacro FPATAN Rfix 0018 D9 111100110 EndM CodeMacro FPREM Rfix 0018 DB 111110008 EndM CodeManto EPTAN Rfix 001a DB 11110010B EndM CodeMacro FRNDINT REIX 0018 DB 11111100H EndM CodeMacro ESSTOR memoorM RfixM 1018,memop ModRM 1008,memop EndM CodeMacino ESAVE memooitM RfixM 1018,memoo ModRM 1198,memoo EndM CodeMacro FSCALE Rfix 0018 DB 111111013 EndM CodeMacro FSQRT RÉIX 0018 De 111110108 EndM CodeMacto EST memoo:Md RfixM 0018,memop ModRM 0108,memop EndM CodeMacro FST memop:Mg RfixM 101B.memop ModRM 0108,memop EndM CodeMacto FST fost:5 Rfix 1910 R233 <118.0108.fost> EndM

```
CodeMacco ESTCW memob:M
   RfixM 001B,memop
ModRM 111B.memoo
EndM
CodeMacro ESTENV memory:M
  RfixM 0018,memor
  Mod RM 110B memore
EndM
CodeMacro FSTP memop:Md
RfixM 0018.memop
ModRM 0118.memop
EndM
CodeMacto FSTP memobiling
REixM 1018, memob
ModRM 0118, memop
EndM
CodeMaczo FSTP memorime
  RfixM ØllB.memop
ModRM lllB.memop
EndM
CodeMacro FSTP fost:F
 Rfix 1010
R233 <118,0118,fost>
EndM
CodeMacro ESTSW memop:M
RfixM 1018,memop
ModRM 1118,memop
EndM
CodeMacro FSUB memob:Md
RfixM 200B,memop
ModRM 100B.memop
EndM
CodeMacro FSUB memop:Mg
 RfixM 1008,memop
ModRM 1008,memop
EndM
CodeMacro FSUB dst:T.src:P
  Rfix 000B
R233 <118110081stc>
EndM
CodeMacro FSUB dst:F,src:T
 Rfix 1008
R233 (]]B.1018.4st>
EndM
CodeMacro FSUB
 Rfix 110B
  DB 111010018
EndM
CodeMacto ESUBP dst:F,src:T
 Rfix 1108
R233 Kilb.1018.4st>
EndM
CodeMacro FSUBR memop:Md
 RfixM 0008,memor
ModRM 1018.memor
EndM
CodeMacro FSUBR memop:Mg
 RfixM 1008Jmemoo
ModRM 1018.memop
EndM
```

```
CodeMacro FSUBR dst:T.src:F
  REix 0008
R233 <118,1018,src>
EndM
CodeMacro FSUBR dst:Fistc:T
  Rfix 1998
R233 <118,1008,dst>
EndM
CodeMacro FSUBR
  Rfix 1108
09 111000018
EndM
CodeMacro FSUBRP dst:Fiste:T
  Rfix 110B
R233 <110,1000,dst>
EndM
CodeMacro FTST
 Rfix 001B
  08 111001008
EndM
CodeMacro EWAIT
 RWfix
EndM
CodeMacro FXAM
 Sfix ØØlB
  OH 111001018
EndM
CodeMacro FXCH fost:F
  Rfix 0018
R233 <118,0018,fpst>
EndM
CodeMacro FXCH
  Rfix 001B
  08 11001331B
EndM
CodeMacto FXTRACT
  Rfix 0018
  DB 111101008
EndM
CodeMacro FYL2X
  Rf1x 0018
  DB 111109918
EndM
CodeMacro FYL2XPl
 Rfix 0010
OB 111110018
EndM
CodeMacco BOUND indx:RW.bptr:MW
  Only186
  Seqfix botr
DB 62H
ModRM indx.botr
EndM
CodeMacro BOUND indx:RW:botr:MD
  On1v186
  Segfix bptr
 DB 62H
ModRM indx,botc
EndM
```

```
CodeMacro ENTER dispin(0.0FFFFH).level:D(0.255) CodeMacro OUTS port:RW(DX).si ptr:EW
  On1y186
                                                    On1y186
                                                   Segfix si_ptr
DB 6fH
  DB
       ØC 8H
                                                   DB
  DW
        disp
  DB
        level
                                                  EndM
EndM
                                                  CodeMacro OUTSB
                                                   Only186
CodeMacro INS di ptr:EB, port:RW(DX)
                                                   DB
                                                         62.8
  Only186
 NoSeqfix ES.di otr
DB 6CH
                                                  EndM
 DB
EndM
                                                  CodeMacro OUTSW
                                                   On1y186
CodeMacro INS di ptr:EW, port:RW(DX)
                                                    DB
                                                         6E H
  On1v186
                                                  EndM
  NoSeqfix ES.di ptr
                                                  CodeMacto POPA
 DB 6DH
EndM
                                                    0n1v186
                                                   DB 61H
                                                  EndM
CodeMacro INSB
 On1v186
                                                  CodeMacro PUSHA
  DB 6CH
EndM
                                                   OnlyJ86
                                                   DB 6011
                                                  EndM
CodeMacto INSW
 Only186
 DB 6DH
                                                    Purne R53.R323.R233.R413
EndM
                                                   Purge RF1, RF2, RF3, RF4, RF5
                                                    POTTE RE6.RE7, RE8, RE9
                                                   Purge RF10, Mid3
CodeMacro LEAVE
 0n1v186
08 ØC98
                                                  END
EndM
CodeMacro OUTS port:RW(DX),si_ptr:EB
                                                                                             \sim
 Only196
  Seafix si ptr
      6EH
 ĎВ
EndM
```

.

 \sim

FLAG REGISTERS

Flags are used to distinguish or denote certain results of data manipulation. The 8086 provides the four basic mathematical operations (+, -, *, /) in a number of different varieties. Both 8- and 16-bit operations and both signed and unsigned arithmetic are provided. Standard two's complement representation of signed values is used. The addition and subtraction operations serve as both signed and unsigned operations. In these cases the flag settings allow the distinction between signed and unsigned operations to be made (see Conditional Transfer instructions in Chapter 6).

Adjustment operations are provided to allow arithmetic to be performed directly on unpacked decimal digits or on packed decimal representations, and the auxiliary flag (AF) facilitates these adjustments.

Flags also aid in interpreting certain operations which could destroy one of their operands. For example, a compare is actually a subtract operation; a zero result indicates that the operands are equal. Since it is unacceptable for the compare to destroy either of the operands, the processor includes several work registers reserved for its own use in such operations. The programmer cannot access these registers. They are used for internal data transfers and for holding temporary values in destructive operations, whose results are reflected in the flags.

Your program can test the setting of five of these flags (carry, sign, zero, overflow, and parity) using one of the conditional jump instructions. This allows you to alter the flow of program execution based on the outcome of a previous operation, the auxiliary carry flag is reserved for the use of the ASCII and decimal adjust instructions, as will be explained later in this section.

It is important for you to know which flags are set by a particular instruction. Assume, for example, that your program is to test the parity of an input byte and then execute one instruction sequence if parity is even, a different instruction sequence if parity is odd. Coding a JPE (jump if parity is even) or JPO (jump if parity is odd) instruction immediately following the IN (input) instruction would produce false results, since the IN instruction does not affect the condition flags. The jump conditionally executed by your program would reflect the outcome of some previous operation unrelated to the IN instructions.

For the operation to work correctly, you must include some instruction that alters the parity flag after the IN instruction, but before the jump instruction. For example, you can add zero to the input byte in the accumulator. This sets the parity flag without altering the data in the accumulator.

In other cases, you will want to set a flag though there may be a number of intervening instructions before you test it. In these cases, you must check the operation of the intervening instructions to be sure that they do not affect the desired flag.

The flags set by each instruction are detailed in the individual instructions in Chapter 6 of this manual.

Details of Flag Usage. Six flag registers are set or cleared by most arithmetic operations to reflect certain properties of the result of the operation. They follow these rules below, where "set" means set to 1 and "clear" means cler to 0. Further discussion of each of these flags follows the concise description.

- CF is set if the operation resulted in a carry out of (from addition) or a borrow into (from subtraction) the high-order bit of the result; otherwise CF is cleared.
- AF is set if the operation resulted in a carry out of (from addition) or borrow into (from subtraction) the low-order four bits of the result; otherwise AF is cleared.
- ZF is set if the result of the operation is zero; otherwise ZF is cleared.
- SF is set if the high-order bit of the result is set; otherwise SF is cleared.
- PF is set if the modulo 2 sum of the low-order eight bits of the result of the operation is 0 (even parity); otherwise PF is cleared (odd parity).
- OF is set if the signed operation resulted in an overflow, i.e., the operation resulted in a carry into the high-order bit of the result but not a carry out of the high-order bit, or vice versa; otherwise OF is cleared.

Carry Flag. As its name implies, the carry flag is commonly used to indicate whether an addition causes a "carry" into the next higher order digit. (However, the increment and decrement instructions (INC, DEC) do not affect CF.) The carry flag is also used as a "borrow" flag in subtractions.

The logical AND, OR, and XOR instructions also affect CF. These instructions set or reset particular bits of their destination (register or memory). See the descriptions of the logic instruction in Chapter 6.

The rotate and shift instructions move the contents of the operand (registers or memory) one or more positions to the left or right. They treat the carry flag as though it were an extra bit of the operand. The original value in CF is only preserved by RCI, and RCR. Otherwise it is simply replaced with the next bit rotated out of the source, i.e., the high-order bit if an RCL is used, the low-order bit if RCR.

Example:

Addition of two one-byte numbers can produce a carry out of the high-order bit:

Bit Number:	7654	3210
AEH -	1010	1110B
+ 74H -	0111	0100B
122H	0010	0010B - 22H ;carry flag - 1

An addition that causes a carry out of the high-order bit of the destination sets the flag to 1; an addition that does not cause a carry resets the flag to zero.

Sign Flag. The high-order bit of the result of operations on registers or memory can be interpreted as a sign. Instructions that affect the sign flag set the flag equal to this high-order bit. A zero indicates a positive value; a one indicates a negative value. This value is duplicated in the sign flag so that conditional jump instructions can test for positive and negative values. The high order bit for byte value is bit 7; for word values it is bit 15. Zero Flag. Certain instructions set the zero flag to one. This indicates that the last operation to affect ZF resulted in all zeros in the destination (register or memory). If that result was other than zero, then ZF is reset to 0. A result that has a carry and a zero result sets both flags, as shown below:

10100111 +0101100100000000 Carry Flag = 1 Zero Flag = 1 meaning yes, zero

Parity Flag. Parity is determined by counting the number of one bits set in the low order 8 bits of the destination of the last operation to affect PF. Instructions that affect the parity flag set the flag to one for even parity and reset the flag to zero to indicate odd parity.

Auxiliary Carry Flag. The auxiliary carry flag indicates a carry out of bit 3 of the accumulator. You cannot test this flag directly in your program; it is present to enable the Decimal Adjust instructions to perform their function.

The auxiliary carry flag is affected by all add, subtract, increment, decrement, compare, and all logical AND, OR, and XOR instructions. \frown

Reserved Words

DUAL FUNCTION KEYWORD/SYMBOLS

AND	NOT	OR	SHL	SHR	XOR
SYMBOLS					
AAA AAD AAAC AAD AAAS ADC AAH AL BH BOUND BP CALL CBH CCL CCMP SB CALL CCH CCL CCMP SB CCMPSSB	ENTER ES ESC F2XM1 FABS FADD FBSTP FCHS FCCMP FCCMP FCCMP FCCMP FCCMP FDECSTP FDISI FDIV FDIVR FDIVR FDIVR FDIVR FENI FFREE FADD FICOMP FIDIV FI	FLDENV FLDL2E FLDL2T FLDL2T FLDLG2 FLDPI FLDZ FMUL FNUL FNUL FNUL FNUL FNUL FNUL FNUL FN	FXCH FXTRACT FYL2X FYL2XP1 HLT IDIV IMUL INC INS INS INT INS INT INT INS INT INT INS JAE JBE JC JC JC JC JC JC JC JC JNA JNBE JNBE JNBE JNBE JNBE JNBE JNBE JNBE	JNP JNS JPE JPC JPC JZ LAHF LDS LEA LEA LEA LEA LEA LEA LOCK LODSB LODSP LOOPE LOOPE LOOPNZ LOOPZ MOV MOVSB POPP	PUSH PUSHA PUSHF RCL RCR REP REPNE R

NON-CONFLICTING KEYWORDS

~

DA DATE DEBUG EJ EJECT EPRORPRINT GEN GENONLY GO IC HANDS-OFF KI	INCLUDE LI LIST M1 MACRO MEMORY MOD186 MR NODB NODB NODB NODB NOE P	NOERRORPRINT NOGE NOLI NOLIST NOMACRO NOMR NOOBJECT NOOJ NOPAGING NOPPI	NOPR NOPRINT NOSV MBOLS NOSY MBOLS NOTY NOXRE NOXREF OBJECT OJ PAGELENGTH	PAGEWIDTH PAGING PL PL PR PRINT PW RESTORE RS SA SAVE	SB STACK SYMBOLS TITLE TY TY TYPE WF WORKFILES XR XREF
ABS ASSUME AT BYTE CODEMACRO COMMON OB DD DQ DD DUP DUP DW	DWORDS END END ENDM ENDP ENDS EQ EQU EVEN EXTRN FAR GE GE GROUP	HIGH INPAGE LABEL LE LENGTH LOW LT MASK MOD MODRM	NE NEAR NOSEGFIX NOTHING OFFSET ORG PAGE PARA PREFX PROCLEN	PTR PUBLIC PUHGE QWORD RELB RELW RFIX RFIX RNFIX RNFIX RNFIX RWFIX	SEG SEGFIX SEGMENT SHORT SIZE STRUC TBYTE THIS TYPE WIDTH WORD ?

 \sim

MPL Built-in Functions

%(balanced-text) 101 200 (char) %*DEFINE(macro-name[parameter-list]) [LOCAL local-list] (macro-body) %n text-n-characters-long %EQS(arg1,arg2) %EVAL(expression) %EXIT %GES(arg1.arg2) %GTS(arg1,arg2) %IF (expression) THEN (balanced-text1) [ELSE (balanced-text2)] FL %IN %LEN(balanced-text) %LES(arg1,arg2) %LTS(arg1,arg2) %MATCH(identifier1 delimiter identifier2) (balanced-text) %METACHAR(balanced-text) %NES(arg1,arg2) %OUT(balanced-text) %REPEAT (expression) (balanced-text) %SET(macro-id,expression) %SUBSTR(balanced-text,expression1,expression2) %WHILE (expression) (balanced-text)

The following is a list of all MPL built-in functions.

%' text end-of-line or %' text'

 \sim

Instructions in Hexadecimal Order

Ē

DO 00000000	MOD	REG	B/M	ADD	EA, REG	BYTE ADD (REG) TO EA
61 00000001	MOD (REG	R/M	ADD	EA,REG	WORD ADD (REG) TO EA
02 00000010	MOD I			ADD	REG.EA	BYTE ADD (EA) TO REG
03 00000011	MOD			ADD	REG.EA	WORD ADD (EA) TO REG
04 00000100	meb .			ADD	AL,DATA8	BYTE ADD DATA TO REG AL
05 00000101				ADD	AX,DATA16	WORD ADD DATA TO REG AX
06 00000110				PUSH	ES	PUSH (ES) ON STACK
07 00000110				POP	ES	POP STACK TO REG ES
	HOD		0.04	OR		
08 00001000	MOD				EA,REG	BYTE OR (REG) TO EA
09 00001001	MOD			OR	EA,REG	WORD OR (REG) TO EA
0A 00001010	MOD			OR	REGLEA	BYTE OR (EA) TO REG
0B 00001011	MOD 1	REG	R/M	OR	REG.EA	WORD OR (EA) TO REG
0C 00001100				ÓЯ	AL.DATA8	BYTE OR DATA TO REG AL
0D 00001101				OR	AX,DATA16	WORD OR DATA TO REG AX
0E 00001110				PUSH	CS	PUSH (CS) ON STACK
0F 00001111				(not used))	
10 00010000	MOD I	REG	R/M	ADC	EA,REG	BYTE ADD (REG) W/ CARRY TO EA
11 00010001	MOD (REG	R/M	ADÇ	EA,REG	WORD ADD (REG) W/ CARRY TO EA
12 00010010	MOD			ADC	REA.EA	BYTE ADD (EA) W/ CARRY TO REG
13 00010011	MOD I			ADC	REG,EA	WORD ADD (EA) W/ CARRY TO REG
14 00010100				ADC	AL DATA8	BYTE ADD DATA W/CARBY TO REG AL
15 00010101				ADC		WORD ADD DATA W/ CARRY TO REG AX
					AX,DATA16	
16 00010110				PUSH	SS	PUSH (SS) ON STACK
17 00010111				POP	SS	POP STACK TO REGISS
18 00011000	MOD I			SBB	EA.REG	BYTE SUB (REG) W/ BORROW FROM EA
19 00011001	MOD			SBB	EA.REG	WORD SUB (REG) W/ BORROW FROM EA
1A 00011010	MOD			SBB	REG,EA	BYTE SUB (EA) W/ BORROW FROM REG
1B 00011011	NOD I	REG	R/M	SBB	REG,EA	WORD SUB (EA) W/ BORROW FROM REG
1C 00011100				SBB	AL DATA8	BYTE SUB DATA W/ BORROW FROM REG AL
1D 00611101				SBB	AX,DATA16	WORD SUB DATA W/ BORROW FROM REG AX
1E 00011110				PUSH	DS	PUSH (DS) ON STACK
1F 00011111				POP	DS	POP STACK TO REG DS
20 00100000	MOD F	REG	B/M	AND	EA, REG	BYTE AND (REG) TO EA
21 00100001	MOD P			AND	EA, REG	WORD AND (REG) TO EA
22 00100010	MOD P			AND	REG EA	BYTE AND (EA) TO REG
23 00100011	MOD F			AND	REG,EA	WORD AND (EA) TO REG
24 00100100	1000 1	Lu	11/191	AND	AL,DATA8	BYTE AND DATA TO REG AL
25 00100101				AND	AX,DATA16	WORD AND DATA TO REG AX
				=	MA, DHIMIO	
26 00100110				ES [.]		SEGMENT OVERIDE W/ SEGMENT REGIES
27 00100111				DAA	54 B50	DECIMAL ADJUST FOR ADD
28 00101000	MOD F			SUE	EA,REG	BYTE SUBTRACT (REG) FROM EA
29 00101001	MOD F			SUB	EA,REG	WORD SUBTRACT (REG) FROM EA
2A 00101010	MOD F			ទប្រ	REG.EA	BYTE SUBTRACT (EA) FROM REG
2B 00101011	MOD F	REG	R/M	SUE	REG.EA	WORD SUBTRACT (EA) FROM REG
2C 00101100				\$UB	AL.DATA8	BYTE SUBTRACT DATA FROM REG AL
2D 00101101				SUB	AX,DATA16	WORD SUBTRACT DATA FROM REG AX
2E 00101110				CS:		SEGMENT OVERIDE W/ SEGMENT REGICS
2F 00101111				DAS		DECIMAL ADJUST FOR SUBTRACT
30 00110000	MOD F	REG	R/M	XOR	EA, REG	BYTE XOR (REG) TO EA
31 00110001	MOD F	REG	B/M	XOR	EA, REG	WORD XOR (REG) TO EA
32 00110010	MOD F			XOR	REG, EA	BYTE XOR (EA) TO REG
33 00110011	MOD F			XOR	REGEA	WORD XOR (EA) TO REG
34 00110100	1000			XÓR	AL,DATA8	BYTE XOR DATA TO REG AL
35 00110101				XOR	AX.DATA16	WORD XOR DATA TO REG AX
36 00110110				SS:	AA.DATHIU	SEGMENT OVERIDE W/ SEGMENT REGISS
				AAA		ASCILADJUST FOR ADD
37 00110111			D/14			
38 00111000	MOD F			CMP	EA REG	BYTE COMPARE (EA) WITH (REG)
39 00111001	MOD F			CMP	EA,REG	WORD COMPARE (EA) WITH (REG)
3A 00111010	MOD F			CMP	REG.EA	BYTE COMPARE (REG) WITH (EA)
38 00111011	MOD F	IEG	H/M	CMP	REG,EA	WORD COMPARE (REG) WITH (EA)
3C 00111100				СМР	AL, DATA8	BYTE COMPARE DATA WITH (AL)
3D 00111101				CMP	AX,DATA16	WORD COMPARE DATA WITH (AX)
3E 00111110				DS:		SEGMENT OVERIDE W/ SEGMENT REG DS
3F 00111111				AAS		ASCII ADJUST FOR SUBTRACT
40 01000000				INC	AX	INCREMENT (AX)
41 01000001				INC	CX	INCREMENT (CX)

42	01000010		INC	DX	INCREMENT (DX)	
	01000011		INC	DX	INCREMENT (BX)	
	01000100		INC	SP	INCREMENT (SP)	
45	01000101		INC	BP	INCREMENT (BP)	_
	01000110		INC	SI	INCREMENT (SI)	\sim
47	01000111		INC	DI	INCREMENT (DÍ)	
48	01001000		DEC	AX	DECREMENT (AX)	
49	01001001		DEC	CX	DECREMENT (CX)	
4A	01001010		DEC	DX	DECREMENT (DX)	
	01001011		DEC	BX	DECREMENT (BX)	
	01001100		DEC	SP	DECREMENT (SP)	
	01001101		DEC	BP	DECREMENT (BP)	
	01001110		DEC	SI	DECREMENT (SI)	
	01001111 01010000		DEC		DECREMENT (DI) BUSH (AX) ON STACK	
	01010001		PUSH PUSH	AX CX	PUSH (AX) ON STACK PUSH (CX) ON STACK	
	01010010		PUSH	DX	PUSH (DX) ON STACK	
	01010011		PUSH	BX	PUSH (BX) ON STACK	
	01010100		PUSH	SP	PUSH (SP) ON STACK	
	01010101		PUSH	BP	PUSH (BP) ON STACK	
	01010110		PUSH	SI	PUSH (SI) ON STACK	
57	01010111		PUSH	DI	PUSH (DI) ON STACK	
58	01011000		POP	AX	POP STACK TO REG AX	
59	01011001		POP	CX	POP STACK TO REGICX	
	01011010		POP	DX	POP STACK TO REG DX	
	01011011		POP	BX	POP STACK TO REG BX	
	01011100		POP	SP	POP STACK TO REG SP	
	01011101		POP	BP	POP STACK TO REG BP	
	01011110 01011111		POP POP	SI Ol	POP STACK TO REG SI POP STACK TO REG DI	
	01100000		PUSHA	0,	PUSH ALL DATA, INDEX, AND POINTER REGISTERS	
	01100001		POPA		POP ALL DATA, INDEX, AND POINTER REGISTERS	~
	01100010 MOD REG	B/M		REG,EA	CHECK INDEX IN REG AGAINST BOUNDS AT EA	· `
	01100011		(not used)			
64	01100100		(not used)			
65	01100101		(not used)			
66	01100110		(not used)			
	01100111		(not used)			
	01101000		PUSH	DATA16	PUSH WORD DATA ON STACK	
	01101001 MOD REG	H/M			MULTIPLY (EA) BY WORD DATA; SIGNED	
	01101010	0.44	PUSH		PUSH BYTE DATA ON STACK; SIGN-EXTEND	
	01101011 MOD REG 01101100		INS	REG,EA,DATA8 DST8	MULTIPLY (EA) BY BYTE DATA; SIGNED BYTE INPUT, STRING OP	
	01101101		INS	DST16	WORD INPUT, STRING OP	
	01101110		OUTS	DSTB	BYTE OUTPUT, STRING OP	
	01101111		OUTS	DST16	WORD OUTPUT, STRING OP	
	01110000		JO	DISP8	JUMP ON OVERFLOW	
71	01110001		JNO	DISP8	JUMP ON NOT OVERFLOW	
72	01110010		JC/JB/JNAE	DISP8	JUMP ON BELOW/NOT ABOVE OR EQUAL	
73	01110011		JNC/JNB/JAE		JUMP ON NOT BELOW/ABOVE OR EQUAL	
	01110100		JE/JZ	DISP8	JUMP ON EQUAL/ZERO	
	01110101		JNE/JNZ	DISP8	JUMP ON NOT EQUAL/NOT ZERO	
	01110110		JBE/JNA	DISP8	JUMP ON BELOW OR EQUAL/NOT ABOVE	
77			JNBE/JA	DISP8	JUMP ON NOT BELOW OR EQUAL/ABOVE	
79	01111000		JS JNS	DISP8 DISP8	JUMP ON SIGN JUMP ON NOT SIGN	
	01111010		JP/JPE	DISP8	JUMP ON PARITY/PARITY EVEN	
	01111011		JNP/JPO	DISP8	JUMP ON NOT PARITY/PARITY ODD	
	01111100		JL/JNGE	DISP8	JUMP ON LESS/NOT GREATER OR EQUAL	
	01111101		JNL/JGE	DISP8	JUMP ON NOT LESS/GREATER OR EQUAL	-
7E	01111110		JLE/JNG	DISP8	JUMP ON LESS OR EQUAL/NOT GREATER	\sim
7F	01111111		JNLE/JG	DISP8	JUMP ON NOT LESS OR EQUAL/GREATER	
	10000000 MOD 000	R/M		EA,DATA8	BYTE ADD DATA TO EA	
	10000000 MOD 001	8/M		EA,DATA8	BYTE OR DATA TO EA	
	10000000 MOD 010	R/M		EA,DATA8	BYTE ADD DATA W/CARRY TO EA	
	10000000 MOD 011	R/M		EA,DATA8	BYTE SUB DATA W/BORROW FROM EA	
	10000000 MOD 100	R/M		EA,DATA8	BYTE AND DATA TO EA BYTE SUBTRACT DATA EROM EA	
	10000000 MOD 101 10000000 MOD 110	R/M		EA,DATA8 EA,DATA8	BYTE SUBTRACT DATA FROM EA BYTE XOR DATA TO EA	
		R/M		EA,DATA8	BYTE COMPARE DATA WITH (EA)	
	10000001 MOD 000			EA,DATA16	WORD ADD DATA TO EA	
	10000001 MOD 001	R/M		EA,DATA16	WORD OR DATA TO EA	
	10000001 MOD 010			EA,DATA16	WORD ADD DATA W/CARRY TO EA	
	-				-	

81 1000000	1 MOD	011	R/M	SBB	EA,DATA16	WORD SUB DATA W/ BORROW FROM EA
					EA,DATA16	WORD AND DATA TO EA
81 1000000			R/M	AND		
81 1000000			R/M	SUB	EA,DATA16	WORD SUBTRACT DATA FROM EA
81 1000000	1 MOD	110	R/M	XOR	EA,DATA16	WORD XOR DATA TO EA
81 1000000	 MOD 	111	R/Mi	CMP	EA, DATA16	WORD COMPARE DATA WITH (EA)
82 1000001			R/M	ADD	EA, DATA8	BYTE ADD DATA TO EA
82 1000001			R/M	(not used)		
82 1000001			R/M	ADC	EA.DATA8	BYTE ADD DATA W/ CARRY TO EA
82 1000001			R/M	SBB	EA,DATA8	BYTE SUB DATA W/ BORROW FROM EA
82 1000001	0 MOD	100	R/M	(notused)		
82 1000001	0 MOD	101	R/M	SUB	EA,DATA8	BYTE SUBTRACT DATA FROM EA
82 1000001			R/M	(not used)		
82 1000001			R/M	CMP	EA,DATA8	BYTE COMPARE DATA WITH (EA)
			R/M	ADD		WORD ADD DATA TO EA
83 1000001					EA,DATA8	NORD ADD DRIVI TO LA
83 1000001			R/M	(not used)		
83 1000001			R/M	ADC	EA,DATA8	WORD ADD DATA W/ CARRY TO EA
83 1000001	1 MOD	011	R/M	SBB	EA,DATA8	WORD SUB DATA W/ BORROW FROM EA
83 1000001	 MOD 	100	R/M	(not used)		
83 1000001	1 MOD	101	R/M	SUB	EA, DATA8	WORD SUBTRACT DATA FROM EA
83 1000001			B/M	(not used)		••••
83 1000001			R/M	CMP	EA, DATA8	WORD COMPARE DATA WITH (EA)
84 1000010		REG		TEST	EA,REG	BYTE TEST (EA) WITH (REG)
85 1000010	1 MOD	REG	H/M	TEST	EA.REG	WORD TEST (EA) WITH (REG)
86 1000011	0 MOD	REG	R/M	XCHG	REG,EA	BYTE EXCHANGE (REG) WITH (EA)
87 1006011	 MOD 	REG	R/M	XCHG	REG EA	WORD EXCHANGE (REG) WITH (EA)
88 1000100		REG		MQV	EA,REG	BYTE MOVE (REG) TO EA
89 1000100		REG		MOV	EA,REG	WORD MOVE (REG) TO EA
8A 1000101		REG		MOV	REG,EA	BYTE MOVE (EA) TO REG
8B 1000101		REG		MOV	REG,EA	WORD MOVE (EA) TO REG
BC 1000110	0 MOD	0SR	R/M	MOV	EA.SR	WORD MOVE (SEGMENT REG SR) TO EA
8C 1000110	0 MOD	1	R/M	(not used)		
8D 1000110	1 MOD	REG	R/M	LEA	REG,EA	LOAD EFFECTIVE ADDRESS OF EA TO REG
8E 1000111		0SR	B/M	MOV	SR.EA	WORD MOVE (EA) TO SEGMENT REG SR
8E 1000111			R/M	(not used)		
8F 1000111			R/M	POP	EA	POP STACK TO EA
						FOR STROK TO ER
8F 1000111			R/M	(not used)		
8F 1000111			R/M	(not used)		
8F 1000111						
	 MOD 	011	R/M	(not used)		
8F 1000111			R/M R/M	(not used) (not used)		
8F 1000111	1 MOD	100	R/M	(nol used)		
8F 1000111 8F 1000111	1 MOD 1 MOD	10D 101	R/M R/M	(not used) (not used)		
8F 1000111 8F 1000111 8F 1000111	1 MOD 1 MOD 1 MOD	100 101 110	R/M R/M R/M	(not used) (not used) (not used)		
8F 1000111 8F 1000111 8F 1000111 8F 1000111	1 MÖD 1 MÖD 1 MÖD 1 MÖD	100 101 110	R/M R/M	(not used) (not used) (not used) (not used)		
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG	AX,AX	EXCHANGE (AX) WITH (AX), (NOP)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG	AX,AX AX,CX	EXCHANGE (AX) WITH (CX)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG	AX,AX AX,CX AX,DX	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG	AX,AX AX,CX AX,DX AX,BX	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG	AX,AX AX,CX AX,DX	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG	AX,AX AX,CX AX,DX AX,BX AX,SP	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001010	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 1 0 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG	AX,AX AX,CX AX,DX AX,BX AX,SP AX,SP	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 93 1001001 95 1001010 96 1001011	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 1 0 1 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI)
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001011 97 1001011	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 1 0 1 1 0 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX,AX AX,CX AX,DX AX,BX AX,SP AX,SP	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (DI)
8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 93 1001001 95 1001011 96 1001011 97 1001011 98 1001100	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX)
8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 93 1001001 95 1001010 96 1001011 97 1001011 98 1001100 99 1001100	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI AX.DI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 96 1001011 97 1001011 98 1001100 99 10011001	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO DOUBLE WORD DIRECT INTER SEGMENT CALL
8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 93 1001001 95 1001010 96 1001011 97 1001011 98 1001100 99 1001100	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI AX.DI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 96 1001011 97 1001011 98 1001100 99 10011001	1 MOD 1 MOD 1 MOD 1 MOD 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI AX.DI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO DOUBLE WORD DIRECT INTER SEGMENT CALL
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001010 95 1001010 98 1001100 98 1001100 98 1001101 96 1001101	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI AX.DI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (B) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 93 1001001 93 1001001 95 1001010 95 1001010 96 1001010 98 1001100 94 1001100 99 1001100 9D 1001110	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI AX.DI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACX POP STACK TO FLAGS
8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 96 1001011 97 1001011 98 1001101 99 1001101 9B 1001101 9D 1001110 9D 1001110 9E 1001111	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.BP AX.SI AX.DI	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BY) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001010 95 1001010 99 1001100 99 1001100 90 1001101 90 1001111 9F 1001111	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG CHG CBW CWD CALL WAIT PUSHF POPF SAHF LAHF	AX.AX AX.CX AX.DX AX.BX AX.SP AX.SP AX.SI AX.DI DISP16.SEG16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACX POP STACK TO FLAGS STORE (AH) INTO FLAGS STORE (AH) INTO FLAGS
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 96 1001010 98 1001100 98 1001100 9B 1001100 9C 1001110 9C 1001111 A0 1010000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.SP AX.SI AX.DI DISP16.SEG16 AL.ADDB16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BY) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACX POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001010 95 1001010 99 1001100 99 1001100 90 1001101 90 1001111 9F 1001111	1 MOD 1 MOD 1 MOD 1 MOD 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.SP AX.SI AX.JI DISP16.SEG16 AL.ADDR16 AX.ADDR16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BY) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO A STORE (AH) INTO FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AX
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 96 1001010 98 1001100 98 1001100 9B 1001100 9C 1001110 9C 1001111 A0 1010000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG CHG CALL VCHG CALL VAIT PUSHF POPF SAHF LAHF MOV MOV	AX.AX AX.CX AX.DX AX.BX AX.SP AX.SP AX.SI AX.DI DISP16,SEG16 AL.ADDR16 AX.ADDR16 ADDR16,AL	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (B) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AX BYTE MOVE (AL) TO ADDR
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 95 1001010 98 1001100 99 1001100 99 1001100 90 1001110 9C 1001110 9E 1001111 9F 1001111 9F 1001111	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.SP AX.SI AX.JI DISP16.SEG16 AL.ADDR16 AX.ADDR16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACX POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AX BYTE MOVE (AL) TO ADDR
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 92 1001001 93 1001001 94 1001010 95 1001010 95 1001010 96 1001011 98 1001100 99 1001100 99 1001100 90 1001110 90 1001111 90 1001111 A0 1010000 A1 1010000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.SP AX.SI AX.DI DISP16.SEG16 AL.ADDR16 AX.ADDR16 ADDR16,AL ADDR16,AX	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AX BYTE MOVE (AL) TO ADDR
8F 1000111 8F 1000111 8F 1000111 8F 1000111 97 1001000 91 1001000 93 1001001 93 1001001 95 1001010 95 1001010 96 1001010 98 1001100 98 1001100 99 1001100 99 1001110 90 1001110 90 1001110 91 1001111 97 1001111 97 1001011 41 1010000 A1 1010000 A1 1010000 A1 1010000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX,AX AX,CX AX,DX AX,BX AX,BP AX,SP AX,SI AX,DI DISP16,SEG16 AL,ADDR16 ADDR16,AL ADDR16,AX QST6,SRC8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS STORE (AH) INTO FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (AX) TO ADDR BYTE MOVE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001010 95 1001010 97 1001011 97 1001011 98 1001100 9A 1001101 9D 1001100 9D 1001100 9F 1001111 9F 1001111 A0 1010000 A1 1010000 A2 1010010 A4 1010010 A5 1010010	1 MOD 1 MOD 1 MOD 1 MOD 1 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.BP AX.SI AX.DI DISP16.SEG16 AL.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AX OST6,SRC9 DST16,SRC16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (AL) TO ADDR BYTE MOVE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 94 1001010 95 1001010 95 1001010 97 1001011 98 1001100 99 1001100 99 1001100 99 1001100 90 1001111 A0 1010000 A1 1010000 A3 1010001 A5 1010010	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.SI AX.DI DISP16.SEG16 AL.ADDR16 AX.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,SRC16 STIF.SRC16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (SI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACX POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (AX) TO ADDR BYTE MOVE (AX) TO ADDR BYTE MOVE, STRING OP WORD MOVE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 97 1001000 91 1001000 93 1001001 93 1001010 95 1001010 95 1001010 96 1001010 99 1001100 99 1001100 99 1001100 90 1001110 90 1001110 90 1001111 9F 1001111 9F 1001111 9F 1001111 A0 1010000 A1 1010000 A1 1010000 A1 1010000 A1 1010000 A5 1010010 A6 1010011	1 MOD 1 MOD 1 MOD 1 MOD 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	₽/М ₽/М ₽/М	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX,CX AX,DX AX,BX AX,BP AX,SP AX,SI AX,DI DISP16,SEG16 AL,ADDR16 ADDR16,AX OST6,SRC9 DST16,SRC16 SIPTR,DIPTR SIPTR,DIPTR	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BY) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE MOVE (STRING OP COMPARE BYTE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 95 1001010 95 1001010 95 1001010 97 1001010 98 1001100 98 1001100 99 1001100 90 1001101 95 1001111 9F 1001111 9F 1001111 9F 1001111 At 1010000 At 1010000 At 1010010 At 1010010	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	₽/М ₽/М ₽/М	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.BP AX.SI AX.DI DISP16.SEG16 AL.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL SIPTR.DIPTR SIPTR.DIPTR SIPTR.DIPTR AL.DATA8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE MOVE (AL) TO ADDR BYTE MOVE (AX) TO ADDR BYTE MOVE, STRING OP COMPARE WORD, STRING OP COMPARE WORD, STRING OP BYTE TEST (AL) WITH DATA
8F 1000111 8F 1000111 8F 1000111 8F 1000111 97 1001000 91 1001000 93 1001001 93 1001010 95 1001010 95 1001010 96 1001010 99 1001100 99 1001100 99 1001100 90 1001110 90 1001110 90 1001111 9F 1001111 9F 1001111 9F 1001111 A0 1010000 A1 1010000 A1 1010000 A1 1010000 A1 1010000 A5 1010010 A6 1010011	1 MOD 1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	Ŕ/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.SP AX.SI DISP16.SEG16 AL.ADDR16 AX.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,SRC16 SIPTR.DIPTR SIPTR,DIPTR AL,DATA8 AX,DATA16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (SI) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS EVTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE MOVE (AL) TO ADDR BYTE MOVE (AL) TO ADDR BYTE MOVE (STRING OP COMPARE BYTE, STRING OP COMPARE WORD, STRING OP BYTE TEST (AL) WITH DATA
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 95 1001010 95 1001010 95 1001010 97 1001010 98 1001100 98 1001101 9C 1001110 9D 1001100 9E 1001111 9F 1001111 A0 1010000 A1 0100000 A3 1010001 A4 1010010 A5 1010010 A5 1010010	1 MOD 1 MOD 1 MOD 1 MOD 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	R /M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.SP AX.SP AX.SI DISP16.SEG16 AL.ADDR16 AX.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL OST6,SRC8 DST16,SRC16 SIPTR.DIPTR SIPTR.DIPTR SIPTR.DIPTR AL_DATA8 AX.DATA16 DST8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BY) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE MOVE (AL) TO ADDR BYTE MOVE, STRING OP COMPARE BYTE, STRING OP COMPARE WORD, STRING OP BYTE TEST (AL) WITH DATA WORD MOTEST (AX) WITH DATA BYTE STORE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 95 1001010 97 1001011 97 1001011 98 1001100 94 1001101 95 1001101 95 1001111 96 1001111 97 1001011 97 1001011 96 1001111 A0 1010000 A1 1010000 A5 1010010 A5 1010010 A5 1010010 A5 1010010 A5 1010010 A5 1010010 A5 1010010 A5 1010010	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	R /M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.SP AX.SI DISP16.SEG16 AL.ADDR16 AX.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,SRC16 SIPTR.DIPTR SIPTR.DIPTR AL.DATA8 AX.DATA16	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (DP) EXCHANGE (AX) WITH (DP) EXCHANGE (AX) WITH (DP) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO OUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (AX) TO ADDR BYTE MOVE, STRING OP COMPARE WORD, STRING OP BYTE TEST (AL) WITH DATA BYTE STORE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 95 1001010 95 1001010 95 1001010 97 1001011 98 1001100 94 1001011 97 1001111 9C 1001111 9C 1001101 9C 1001111 9F 1001111 9F 1001111 9F 1001111 A0 1010000 A1 1010000 A1 1010000 A4 1010010 A4 1010010 A4 1010100 A4 1010100	1 MOD 1 MOD 1 MOD 1 MOD 1 0 1 1 0 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	₽/М ₽/М ₽/М ₽/М	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX,AX AX,CX AX,DX AX,BX AX,BP AX,BP AX,BP AX,BP AX,BP AX,BP AX,DI DISP16,SEG16 AX,ADDR16 ADDR16,AL ADDR16,AL ADDR16,AX OST6,SRC16 SIPTR,DIPTR AL,DATA8 AX,DATA16 DST8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (SP) EXCHANGE (AX) WITH (DP) EXCHANGE (AX) WITH (DP) EXCHANGE (AX) WITH (DP) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO OUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACK POP STACK TO FLAGS STORE (AH) INTO FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (AX) TO ADDR BYTE MOVE, STRING OP COMPARE WORD, STRING OP BYTE TEST (AL) WITH DATA BYTE STORE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 96 1001010 97 1001011 97 1001011 98 1001100 94 1001100 94 1001100 95 1001111 95 1001111 95 1001111 96 1001111 97 1001011 31 010000 A1 010000 A5 1010010 A5 1010100 A5 101000 A5 101000 A5 101000 A5 1010000 A5 100000 A5 100000 A5 100000 A5 100000 A5 100000 A5 1000000 A5 1000000 A5 1000000 A5 10000000 A5 10000000 A5 1000000000000000000000000000000000000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	100 101 110	Ŕ/M R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.BP AX.SI AX.DI DISP16,SEG16 AL.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL SIPTR,DIPTR SIPTR,DIPTR SIPTR,DIPTR SIPTR,DIPTR AL_DATA8 AX,DATA16 DST8 OST16 SRC8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE MOVE (AL) TO ADDR BYTE MOVE, STRING OP COMPARE WORD, STRING OP COMPARE WORD, STRING OP BYTE TST (AL) WITH DATA WORD TEST (AX) WITH DATA BYTE STORE, STRING OP WORD STORE, STRING OP BYTE STORE, STRING OP BYTE STORE, STRING OP BYTE STORE, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 96 1001011 98 1001100 99 1001100 99 1001100 90 1001101 90 1001110 91 1001011 A3 1010000 A4 1010010 A5 1010010 A5 1010100 A4 1010101 A6 1010101 A6 1010101 A6 1010101 A6 1010101 A1 0101000 A1 1010100 A1 101000 A1 1010000 A1 100000 A1 1000000 A1 1000000 A1 1000000 A1 10000000 A1 1000000 A1 10000000000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	₽/М R/M R/M R/M	(not used) (not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.BP AX.SP AX.SP AX.SI DISP16.SEG16 AL.ADDR16 AX.ADDR16 AZ.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AZ OST6.SRC36 DST16.SRC16 SIPTR.DIPTR AL.DATA9 AX.DATA16 DST8 DST16 SRC8 SRC8 SRC8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (DI) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AX) TO DOUBLE WORD DIRECT INTER SEGMENT CALL WAIT FOR TEST SIGNAL PUSH FLAGS ON STACX POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE STRING OP COMPARE BYTE, STRING OP SYTE TEST (AL) WITH DATA BYTE STORE, STRING OP WORD STORE, STRING OP BYTE LOAD, STRING OP BYTE LOAD, STRING OP
8F 1000111 8F 1000111 8F 1000111 8F 1000111 90 1001000 91 1001000 92 1001001 93 1001001 95 1001010 95 1001010 96 1001010 97 1001011 97 1001011 98 1001100 94 1001100 94 1001100 95 1001111 95 1001111 95 1001111 96 1001111 97 1001011 31 010000 A1 010000 A5 1010010 A5 1010100 A5 101000 A5 101000 A5 101000 A5 1010000 A5 100000 A5 100000 A5 100000 A5 100000 A5 100000 A5 1000000 A5 1000000 A5 1000000 A5 10000000 A5 10000000 A5 1000000000000000000000000000000000000	1 MOD 1 MOD 1 MOD 1 MOD 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	100 101 110	₽/М R/M R/M R/M	(not used) (not used) (not used) XCHG XCHG XCHG XCHG XCHG XCHG XCHG XCHG	AX.AX AX.CX AX.DX AX.BX AX.SP AX.BP AX.SI AX.DI DISP16,SEG16 AL.ADDR16 ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL ADDR16,AL SIPTR,DIPTR SIPTR,DIPTR SIPTR,DIPTR SIPTR,DIPTR AL_DATA8 AX,DATA16 DST8 OST16 SRC8	EXCHANGE (AX) WITH (CX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (DX) EXCHANGE (AX) WITH (BX) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (BP) EXCHANGE (AX) WITH (D) BYTE CONVERT (AL) TO WORD (AX) WORD CONVERT (AL) TO WORD (AX) POP STACK TO FLAGS STORE (AH) INTO FLAGS LOAD REG AH WITH FLAGS BYTE MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL WORD MOVE (ADDR) TO REG AL BYTE MOVE (AL) TO ADDR BYTE MOVE (AL) TO ADDR BYTE MOVE, STRING OP COMPARE WORD, STRING OP COMPARE WORD, STRING OP BYTE TST (AL) WITH DATA WORD TEST (AX) WITH DATA BYTE STORE, STRING OP BYTE STORE, STRING OP BYTE STORE, STRING OP BYTE STORE, STRING OP BYTE STORE, STRING OP

 \sim

 \sim

1

AE 10101111			SCAS	DIPTR16	WORD SCAN, STRING OP	
B0 10110000			MOV	AL DATA8	BYTE MOVE DATA TO REG AL	
B1 10110001			MOV	CL,DATA8	BYTE MOVE DATA TO REGICL	
B2 10110010			MOV	DL.DATA8	BYTE MOVE DATA TO REG DL	
B3 10110011			MOV	BL,DATA8	BYTE MOVE DATA TO REG BL	
B4 10110100			MOV	AH, DATA8	BYTE MOVE DATA TO REG AH	
B5 10110101			MOV	CH DATA8	BYTE MOVE DATA TO REGICH	
B6 10110110			MOV	DH DATA8	BYTE MOVE DATA TO REG DH	
B7 10110111			MOV	BH DATA8	BYTE MOVE DATA TO REG BH	
B8 10111000			MOV	AX,DATA16	WORD MOVE DATA TO REG AX	
B9 10111001			MOV	CX,DATA16	WORD MOVE DATA TO REGICX	
BA10111010			MOV	DX,DATA16	WORD MOVE DATA TO REG DX	
BB10111011			MOV	BX,DATA16	WORD MOVE DATA TO REG BX	
BC10111100			MOV	SP,DATA16	WORD MOVE DATA TO REG SP	
BD10111101			MOV	BP.DATA16	WORD MOVE DATA TO REG BP	
BE10111110			MOV	SI,DATA16	WORD MOVE DATA TO REG SI	
BF 10111111			MOV	DI.DATA16	WORD MOVE DATA TO REG DI	
C0 11000000	1400 000	D L M	ROL	_		
		R/M		EA,DATA8	BYTE ROTATE EA LEFT DATA8 BITS	
C0 11000000		R/M	RÓR	EA.DATA8	BYTE ROTATE EA RIGHT DATAB BITS	
C0 11000000		B/M	RCL	EA,DATA8	BYTE ROTATE EA LEFT THRU CARRY DATA8 BITS	
C0 11000000	MOD 011	R/M	RCR	EA, DATA8	BYTE ROTATE EA RIGHT THRU CARRY DATA8 BITS	
C0 11000000	MOD 100	R/M	SHL/SAL	EA,DATA8	BY TE SHIFT EA LEFT DATA8 BITS	
C0 11000000	MOD 101	R/M	SHR	EA,DATA8	BYTE SHIFT EA RIGHT DATAS BITS	
C0 11000000	MOD 110	R/M	(not used))		
C0 11000000	MOD 111	B/M	SAR	EA, DATA8	BYTE SHIFT SIGNED EA RIGHT DATA8 BITS	
C1 11000001	MOD 000	R/M	HOL	EA.DATA6	WORD ROTATE EA LEFT DATA8 BITS	
C1 11000001	MOD 001	R/M	ROR	EA,DATA8	WORD ROJATE EA RIGHT DATA8 BITS	
C1 11000001	MOD 010		RCL		WORD ROTATE EA LEFT THRU CARHY DATA8 BITS	
		R/M		EA.DATA8		
C1 11000001	MOD 011	R/M	ACR	EA.DATA8	WORD ROTATE EA RIGHT THRU CARRY DATAS BITS	
C1 11000001	MOD 100	B/M		EA,DATA8	WOPD SHIFT EALEFT DATA8 BITS	\sim
C1 11020001	MOD 101	R/M	SHR	EA.DATA8	WORD SHIFT EA RIGHT DATAB BITS	<i>·</i> · ·
C1 11000001	MOD 110	H/M	(not used)	l .		
C1 11000001	MOD 111	R/M	SAR	EA.DATA8	WORD SHIFT SIGNED LA RIGHT DATA8 BITS	
C2 11000010			RET	DATA16	INTRA SEGMENT RETURN, ADD DATA TO REG SP	
C3 11000011			RET		IN FRA SEGMENT RETURN	
C4 11000100	MOD REG		LES	REG,EA	WORD LOAD REG AND SEGMENT REG ES	
C5 11000101	MOD REC		LDS	REG FA	WORD LOAD REG AND SEGMENT REG DS	
C6 11000110	MOD 000	R/M	MOV	EA,DATA8	BYTE MOVE DATA TO FA	
C6 11000110	MOD 001	R/M	(not used)			
C6 11000110	MOD 010	R/M	(not used)			
C6 11000110	MOD 011	R/M	(not used)			
C6 11000110	MOD 100	R/M	(not used)			
C6 11000110	MOD 101 MOD 110	R/M R/M	(not used)			
C6 11000110 C6 11000110	MOD 111		(not used)			
C7 11000111	MOD 000	R/M R/M	(notused) MOV	EA, DATA16	WORD MOVE DATA TO EA	
C7 11000111	MOD 000	R/M	(not used)		WORD NOVE DATA TO EA	
C7 11000111	MOD 010	R/M	(not used)			
C7 11000111	MOD 010	R/M	(not used)			
C7 11000111	MOD 100	B/M	(not used)			
C7 11000111	MOD 101	R/M	(not used)			
C7 11000111	MOD 110	R/M	(not used)			
C7 11000111	MOD 111	R/M	(nolused)			
C8 11001000			ENTER		PERFORM ENTER SEQUENCE	
C9 11001001			LEAVE		PERFORM LEAVE SEQUENCE	
CA11001010			RET	DATA16	INTER SEGMENT RETURN, ADD DATA TO REG SP	
CB11001011			RET		INTER SEGMENT RETURN	
CC11001100			1NT	3	TYPE3INTERRUPT	
CD11001101			1NT	TYPE	TYPEDINTERBUPT	\frown
CE 11001110			INTO		INTERRUPT ON OVERFLOW	
CF 11001111			IRET		RETURN FROM INTERRUPT	
D0 11010000	MOD 000	R/M	ROL	EA,1	BYTE ROTATE EA LEFT 1 BIT	
D0 11010000	MOD 001	R/M	ROR	EA,1	BYTE ROTATE EA RIGHT 1 BIT	
D0 11010000	MOD 010	R/M	RCL	EA,1	BYTE ROTATE EA LEFT THRU CARRY 1 BIT	
D0 11010000		R/M	RCR	EA.1	BYTE ROTATE EA RIGHT THRU CARRY 1 BIT	
D0 11010000		R/M	SHL	EA,1	BYTE SHIFT EA LEFT 1 BIT	
D0 11010000		R/M	SHR	EA,1	BYTE SHIFT EA RIGHT 1 BIT	
D0 11010000	MOD 110	R/M	(not used)	-		
D0 11010000	MOD 111	R/M	SAR	EA.1	BYTE SHIFT SIGNED EA RIGHT 1 BIT	
D1 11010001	MOD 000	R/M	ROL	EA,1	WORD ROTATE EA LEFT 1 BIT	

D1 11010601 D1 11010601 D1 11010601 D1 11010601 D1 11010601 D1 11010601 D1 11010601 D1 11010601 D2 11010010 D2 11010010 D2 11010010 D2 11010010 D2 11010010 D3 11010011 D3 11010011	MOD 001 MOD 010 MOD 011 MOD 100 MOD 110 MOD 111 MOD 000 MOD 011 MOD 010 MOD 010 MOD 111 MOD 000 MOD 011 MOD 010 MOD 011 MOD 101 MOD 101 MOD 101 MOD 111 MOD 110 MOD 111 00001010 00001010	RAMMAMAMAMAMAMAMAMAAAAAAAAAAAAAAAAAAAA	ROA RCL RCR SHR (no) used SAR ROL ROR RCL SHR (no) used SAR ROL BOR RCL ROR RCL ROR RCL SHR (not used) SAR AAD (not used) SAR	EA.1 EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL EA.CL
D7 11010111 D8 11011	MOD MOD 000 MOD 000 MOD 000 MOD 001 MOD 010 MOD 101 MOD 111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 MOD 011 MOD 011 MOD 111 1 1 MOD 111 1 1 MOD 111 1 1 1 1 1 1 1 1 </td <td>8/M 8/M 8/M 8/M 8/M 8/M 8/M 8/M 8/M 8/M</td> <td>XLAT ESC FADD FMUL FCOM FCOMP FSUB FDIV FDIV FDIV FDIV FDIV FDIV FCOMP FCOMP FSUB FSUB FSUB FSUB FSUB FSUB FSUB FSUB</td> <td>Short-real Short-real 14 BYTES 2-BYTES 14-BYTES 2-BYTES 2-BYTES ST(i) ST(i)</td>	8/M 8/M 8/M 8/M 8/M 8/M 8/M 8/M 8/M 8/M	XLAT ESC FADD FMUL FCOM FCOMP FSUB FDIV FDIV FDIV FDIV FDIV FDIV FCOMP FCOMP FSUB FSUB FSUB FSUB FSUB FSUB FSUB FSUB	Short-real Short-real 14 BYTES 2-BYTES 14-BYTES 2-BYTES 2-BYTES ST(i) ST(i)

~

 \sim

 \sim

~~~

| WORD ROTATE EA RIGHT 1 BIT<br>WORD ROTATE EA LEFT THRU CARRY 1 BIT<br>WORD ROTATE EA RIGHT THRU CARRY 1 BIT<br>WORD SHIFT EA LEFT 1 BIT<br>WORD SHIFT EA RIGHT 1 BIT                                                                                                                                                                                                                                                                                                                                                              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WORD SHIFT SIGNED EA RIGHT 1 BIT<br>BYTE ROTATE EA LEFT (CL) BITS<br>BYTE ROTATE EA RIGHT (CL) BITS<br>BYTE ROTATE EA LEFT THRU CARRY (CL) BITS<br>BYTE ROTATE EA RIGHT THRU CARRY (CL) BITS<br>BYTE SHIFT EA LEFT (CL) BITS<br>BYTE SHIFT EA RIGHT (CL) BITS                                                                                                                                                                                                                                                                     |
| BYTE SHIFT SIGNED EA RIGHT (CL) BITS<br>WORD ROTATE EA LEFT (CL) BITS<br>WORD ROTATE EA RIGHT (CL) BITS<br>WORD ROTATE EA LEFT THRU CARRY (CL) BITS<br>WORD ROTATE EA RIGHT THRU CARRY (CL) BITS<br>WORD SHIFT EA RIGHT (CL) BITS                                                                                                                                                                                                                                                                                                 |
| WORD SHIFT SIGNED EA RIGHT (CL) BITS<br>ASCII ADJUST FOR MULTIPLY<br>ASCII ADJUST FOR DIVIDE                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| TRANSLATE USING (8X)<br>ESCAPE TO EXTERNAL DEVICE<br>ADD 4-BYTE EA TO ST<br>MULTIPLY ST BY 4-BYTE EA<br>COMPARE 4-BYTE EA WITH ST<br>COMPARE 4-BYTE EA WITH ST<br>ADD ELABORT 4 BYTE EA FROM ST<br>SUBTRACT ST FROM 4-BYTE EA<br>DIVIDE ST BY 4-BYTE EA<br>DIVIDE ST BY 4-BYTE EA<br>DIVIDE ST BY 4-BYTE EA<br>DIVIDE ST BY ELEMENT<br>COMPARE ST(0) WITH ST AND POP<br>SUBTRACT ELEMENT FROM ST<br>SUBTRACT ST FROM STACK ELEMENT<br>DIVIDE ST BY ELEMENT<br>DIVIDE ST BY ELEMENT<br>DIVIDE ST (0) BY ST<br>PUSH 4-BYTE EA TO ST |
| STORE 4-BYTE REAL TO EA<br>STORE 4-BYTE REAL TO EA AND POP<br>LOAD 8087 ENVIRONMENT FROM EA<br>LOAD CONTROL WORD FROM EA<br>STORE 8087 ENVIRONMENT INTO EA<br>STORE CONTROL WORD INTO EA<br>PUSH ST(i) ONTO ST<br>EXCHANGE ST AND ST(i)<br>STORE ST IN ST                                                                                                                                                                                                                                                                         |
| CHANGE SIGN OF ST                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| TAKE ABSOLUTE VALUE OF ST<br>TEST ST AGAINST 0.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| EXAMINE ST AND REPORT CONDITION CODE<br>PUSH +1.0 TO ST                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |

PUSH +1.0 TO ST PUSH  $\log_2 10$  TO ST PUSH  $\log_2 e$  TO ST PUSH PI TO ST PUSH  $\log_1 02$  TO ST PUSH  $\log_2 2$  TO ST PUSH  $\log_2 2$  TO ST PUSH ZERO TO ST

| D9 11011001                | 11  | 101        | 111        | (not used                                      | )                      |                                                               |              |
|----------------------------|-----|------------|------------|------------------------------------------------|------------------------|---------------------------------------------------------------|--------------|
| D9 11011001                | 1 1 | 110        | 000        | F2XM1                                          |                        | CALGULATE 2 <sup>X</sup> = 1                                  |              |
| D9 11011001                | 1 1 | 110        | 001        | FYL2X                                          |                        | CALCULATE FUNCTION Y10g2 X                                    |              |
| D9 11011001                | 1 1 | 110        | 010        | FPTAN                                          |                        | CALCULATE TAN OF 0 AS A RATIO                                 | $\sim$       |
| D9 11011001                | 11  | 110        | 011        | FPATAN                                         |                        | CALCULATE ARCTAN OF 0                                         | $\sim$       |
| D9 11011001                | 1 1 | 110        | 100        | EXTRAC1                                        |                        | EXTRACT EXPONENT AND SIGNIFICAND FROM ST VALUE                |              |
| D9 11011001                | 1 1 | 110        | 101        | (not used                                      |                        |                                                               |              |
| D9 11011001                |     | 110        | 110        | FDECSTR                                        |                        | DECREMENT STACK POINTER IN STATUS WORD                        |              |
| D9 11011001                | 1 1 | 110        | 111        | FINCSTP                                        |                        | INCREMENT STACK POINTER IN STATUS WORD                        |              |
| D9 11011001                | 1 1 | 111        | 000        | FPREM                                          |                        | MODULO DIVISION OF ST BY ST(1)                                |              |
| D9 11011001                |     | 110        | 001        | FYL2XP1                                        |                        | CALCULATE VALUE OF Y*log <sub>2</sub> (X+1)                   |              |
| D9 11011001                |     | 111        | 010        | FSORT                                          |                        | CALCULATE SQUARE ROOT OF ST                                   |              |
| D9 11011001                |     | 111        | 011        | <ul> <li>(not used</li> <li>EDMOINT</li> </ul> |                        | POUND ST TO INTEGER                                           |              |
| D9 11011001                |     | 111<br>111 | 100<br>101 | FRNDINT                                        |                        | ROUND ST TO INTEGER<br>ADD ST(1) TO EXPONENT OF ST            |              |
| D9 11011001<br>D9 11011001 |     |            | 11-        | FSCALE                                         | 1                      | ADD SI(I) TO EXPONENT OF ST                                   |              |
|                            |     |            |            | (not used                                      |                        |                                                               |              |
| DA11011010                 |     |            | RIM        | FIADD                                          | Short-integer          | ADD 4-BYTE INTEGER EA TO ST                                   |              |
| DA11011010                 |     |            | R/M        | FIMUL                                          | Short-Integer          | MULTIPLY ST BY 4-BYTE INTEGER EA                              |              |
| DA11011010                 |     |            | R/M        | FICOM                                          | Short-Integer          | CONVERT 4-BYTE INTEGER EA, AND COMPARE WITH ST                |              |
| DA11011010                 |     |            | R/M        | FICOMP                                         | Short-Integer          | CONVERT 4-BYTE INTEGER EA. COMPARE WITH ST. POP               |              |
| DA11011010                 |     |            | R/M        | FISUB                                          | Short-integer          | SUBTRACT 4-BYTE INTEGER EA FROM ST                            |              |
| DA11011010                 |     |            | R/M<br>R/M | FISUBR<br>FIDIV                                | Short-integer          | SUBTRACT ST FROM 4-BYTE INTEGER EA                            |              |
| DA11011010<br>DA11011010   |     |            | R/M        | FIDIVR                                         | Short-integer          | DIVIDE ST BY 4-BYTE INTEGER EA                                |              |
| DA11011010                 |     |            |            |                                                | Shorl-integer          | DIVIDE 4-BYTE INTEGER EA BY ST                                |              |
| DB11011010                 |     |            | R/M        | inot used<br>FILD                              |                        | PUSH 4-BYTE INTEGER EA ONTO ST                                |              |
| DB11011011                 |     |            | R/M        | (not used                                      | Short-integer          | CONTROLINICOEN EX ONTO ST                                     |              |
| DB11011011                 |     |            | R/M        | FIST                                           | '<br>Short integer     | STORE ROUNDED ST IN 4-BYTE INTEGER EA                         |              |
| DB11011011                 |     |            | R/M        | FISTP                                          | Short-integer          | STORE ROUNDED ST IN 4-BYTE INTEGER EA, POP                    |              |
| DB11011011                 |     |            | R/M        | (not used                                      |                        | or one hook beb of in 4-brite integenery. For                 |              |
| DB11011011                 |     |            | R/M        | FLD                                            | Temp-real              | PUSH 10-BYTE EA ONTO ST                                       |              |
| DB11011011                 | MOD | 110        | R/M        | Reserved                                       |                        |                                                               | ~~~ <b>\</b> |
| DB11011011                 | MOD | 111        | R/M        | FSTP                                           | Temp-real              | STORE ST INTO 10-BYTE EA, POP                                 |              |
| DB11011011                 |     | 0          |            | Reserved                                       |                        |                                                               |              |
| DB11011011                 | 11  | 100        | 000        | FENI                                           |                        | ENABLE INTERRUPT                                              |              |
| DB11011011                 | 11  | 100        | 001        | FDISI                                          |                        | DISABLE INTERRUPTS                                            |              |
| DB11011011                 | 11  | 100        | 010        | FCLEX                                          |                        | CLEAR EXCEPTIONS                                              |              |
| DB11011011                 |     | 100        | 011        | FINIT                                          |                        | INITIALIZE PROCESSOR                                          |              |
| DB11011011                 | 1 1 | 100        | 1          | Reserved                                       |                        |                                                               |              |
| DB11011011                 | 1 1 | 101        |            | Reserved                                       |                        |                                                               |              |
|                            | 1 1 | 11-        |            | Reserved                                       |                        |                                                               |              |
| DC11011100                 |     |            | R/M        | FADD                                           | Long-real              | ADD 8-BYTE EA TO ST                                           |              |
| DC11011100<br>DC11011100   |     |            | R/M<br>R/M | FMUL<br>FCOM                                   | Long-real              | MULTIPLY ST BY 8-BYTE EA<br>COMPARE ST WITH 8-BYTE EA         |              |
| DC11011100                 |     |            | B/M        | FCOMP                                          | Long-real<br>Long-real | COMPARE ST WITH 8-BITE EA                                     |              |
| DC11011100                 |     |            | A/M        | FSUB                                           | Long-real              | SUBTRACT 8-BYTE EA FROM ST                                    |              |
| DC11011100                 |     |            | R/M        | FSUBR                                          | Long-real              | SUBTRACT ST FROM 8-BYTE EA                                    |              |
| DC 11011100                |     |            | R/M        | FDIV                                           | Long-real              | DIVIDE ST BY 8-BYTE EA                                        |              |
| DC11011100                 |     |            | R/M        | FDIVR                                          | Long-real              | DIVIDE 8-BYTE EA BY ST                                        |              |
| DC11011100                 |     | 000        | 6)         | FADD                                           | ST(i), ST              | ADD ST TO ELEMENT                                             |              |
| DC11011100                 |     | 001        | (i)        | FMUL                                           | ST(i), ST              | MULTIPLY ELEMENT BY ST                                        |              |
| DC11011100                 | 1 1 | 010        | 6)         | *(2)                                           |                        |                                                               |              |
| DC11011100                 | 1 1 | 011        | (i)        | *(3)                                           |                        |                                                               |              |
| DC11011100                 | 1 1 | 100        | (i)        | FSUBR                                          | ST(i), ST              | SUBTRACT ST FROM ELEMENT                                      |              |
| DC11011100                 |     | 101        | (i)        | FSUB                                           | ST(i), ST              | SUBTRACT ELEMENT FROM ST                                      |              |
| DC11011100                 |     | 110        | (i)        | FDIVR                                          | ST(1), ST              | DIVIDE ST(I) BY ST                                            |              |
| DC11011100                 |     | 111        | ()         | FDIV                                           | ST(i), ST              | DIVIDE ST BY ST(i)                                            |              |
| DD11011101                 |     |            | R/M        | FLD                                            | Long-real              | PUSH 8-BYTE EA ONTO ST                                        |              |
| DD11011101                 |     |            | B/M        | Reserved                                       |                        |                                                               |              |
| DD11011101                 |     |            | B/M        | FST                                            | Long-real              | STORE STINTO 8-BYTE EA                                        | $\frown$     |
| DD11011101                 |     |            | R/M        | FSTP                                           | Long-real              | STORE ST INTO 8-BYTE EA, POP                                  |              |
| DD11011101                 |     |            | R/M        | FRSTOR                                         | 94-BYTES               | RESTORE 8087 STATE FROM EA                                    |              |
| DD11011101                 |     |            | R/M        | Reserved<br>FSAVE                              |                        | SAVE 8087 STATE TO EA                                         |              |
| DD11011101<br>DD11011101   | MOD |            | R/M<br>R/M | FSAVE                                          | 94-BYES<br>2-BYTES     | STORE 8087 STATE TO EA<br>STORE 8087 STATUS WORD TO 2-BYTE EA |              |
| DD11011101                 |     | 000        | (i)        | FFREE                                          | 27617E5<br>ST(i)       | SET STACK TAG TO "EMPTY"                                      |              |
|                            |     | 001        | (i)        | *(4)                                           | 0.00                   |                                                               |              |
|                            |     |            | (i)        | FST                                            | ST(i)                  | STORE ST INTO ST(i)                                           |              |
| DD11011101                 |     | 011        | 0)         | FSTP                                           | ST(i)                  | STORE ST INTO ST(i), POP                                      |              |
| DD11011101                 |     |            |            | Reserved                                       |                        |                                                               |              |
| DE11011110                 |     |            | R/M        | FIADD                                          | Word-integer           | AOD 2-BYTE INTEGER EA TO ST                                   |              |
| DE11011110                 |     |            | R/M        | FIMUL                                          | Word-integer           | MULTIPLY ST BY 2-BYTE INTEGER EA                              |              |
|                            |     |            |            |                                                |                        |                                                               |              |

|          | DE11011110  | MOD NO. | R/M        | FICOM      | Mord integer   | COMPARE 2-BYTE EA INTEGER WITH ST             |
|----------|-------------|---------|------------|------------|----------------|-----------------------------------------------|
|          |             |         |            |            | Word integer   |                                               |
|          | DE 11011110 |         | R/M        | FICOMP     | Word-integer   | COMPARE 2-BYTE INTEGER LA WITH ST. POP        |
|          | DE 11011110 | MOD 100 | R/M        | FISUB      | Word-integer   | SUBTRACT 2-BYTE INTEGER EA FROM \$1           |
|          | DE 11011110 | MOD 101 | R/M        | FIŞUBR     | Word integer   | SUBTRACT ST FROM 2-BYTE INTEGER EA            |
| ~        |             |         |            |            |                |                                               |
| <b>`</b> | DE 11011110 | MUUIIU  | R/M        | FIDIV      | Word-integer   | DIVIDE ST 8Y 2-BYTE INTEGER EA                |
|          | DE11011110  | MOD 111 | R/M        | FIDIVE     | Word-integer   | DIVIDE 2-BYTE INTEGER EA BY ST                |
|          | DE11011110  | 1 1 000 | (1)        | FADDP      | STG, ST        | ADD ST TO ELEMENT, POP                        |
|          |             |         |            |            |                |                                               |
|          | DE 11011110 |         | (1)        | FMULP      | ST(i), ST      | MULTIPLY ST BY ELEMENT, POP                   |
|          | DE 11011110 | 1 1 010 |            | r(5)       |                |                                               |
|          | DE11011110  | 1 1 011 | 000        | Reserved   |                |                                               |
|          |             |         |            |            |                | COMPLET AT IN THE AT IN DOG THEOR             |
|          | DE11011110  | 1 1     | 011        | 001        | FCOMPP         | COMPARE ST WITH ST(1), POP TWICE              |
|          | DE11011110  | 1 1 011 | 01-        | Reserved   |                |                                               |
|          |             | 1 1 011 | 1          | Reserved   |                |                                               |
|          |             |         |            |            | OTAN OT        | SUBTRACT ST FROM ELEMENT, POP                 |
|          |             | 1 1 100 | 0          | FSUBRP     | ST(i). ST      |                                               |
|          | DE 11011110 | 1 1 101 | (i)        | FSUBP      | ST(i), ST      | SUBTRACT ST(i) FROM ST, POP                   |
|          | DE 11011110 | 1 1 110 | (1)        | FDIVRP     | ST(i), ST      | DIVIDE STACK ELEMENT BY ST, POP               |
|          | DE 11011110 | 1 1 111 | <b>1</b> 0 | FDIVP      | ST0), ST       | DIVIDE ST BY STACK ELEMENT, POP               |
|          |             |         |            |            |                | CONVERT 2-BYTE EA AND PUSH ONTO STACK         |
|          |             | MOD 000 | A/M        | FILD       | Word inleger   | CONVERT 2-BITE EX AND FUSH ON TO STACK        |
|          | DF 11011111 | MOD 001 | R.M        | Reserved   |                |                                               |
|          | DF 11011111 | MOD 010 | R/M        | FIST       | Word integer   | ROUND ST AND STORE IN 2-BYTE INTEGER EA       |
|          |             | MGD 011 | R/M        | FISTP      | Word-integer   | ROUND ST. STORE IN 2-BYTE INTEGER EA, POP     |
|          |             |         |            |            |                |                                               |
|          | DF 11011111 | MOD 100 | R/M        | FRLD       |                | LOAD BCD TO ST                                |
|          | DF 1t011111 | MOD 101 | A/M        | FILD       | Long-integer   | CONVERT 8-BYTE INTEGER EA AND PUSH ONTO STACK |
|          | DF 11011111 | MOD 110 | 87M        | FBSTP      | Packed decima: | CONVERTIST, STORE IN 10-BYTE BCD EA, POP      |
|          | DF 1011111  | MOD 111 | R/M        | FISTP      | Long-integer   | ROUND ST, STORE IN 8-BYTE INTEGER EA, POP     |
|          |             |         |            |            | Cong-shieger   | NOOND ST. STORE IN 0-BITE INTEGENER, FOR      |
|          | DF 11011111 | 1 1 000 | (1)        | ^(6)       |                |                                               |
|          | DF 11011111 | 1 1 001 | (i)        | *(7)       |                |                                               |
|          | DF 1101111  | 1 1 010 | (0)        | · (8)      |                |                                               |
|          |             | 1 1 011 | 10         | 1(9)       |                |                                               |
|          | DF 11011111 |         |            | Reserved   |                |                                               |
|          |             |         |            |            | OODUE DICOR    | ADD (CV) THES WILL ENOT REPORTED HAT          |
|          | E0 11100000 |         |            |            |                | LOOP (CX) TIMES WHILE NOT ZERO/ NOT EQUAL     |
|          | E1 11100001 |         |            | LOOPZILC   |                | LOOP (CX) TIMES WHILE ZERO/EQUAL              |
|          | E2 11100010 |         |            | LOOP       | DISP8          | LOOP (CX) TIMES                               |
|          | E3 11100011 |         |            | JCXZ       | DISP8          | JUMP ON (CX)=0                                |
|          | E4 11100100 |         |            | IN         | AL.PORT        | BYTE INPUT FROM PORT TO REGIAL                |
|          | E5 11100101 |         |            | IN         | AX, PORT       | WORD INPUT FROM PORT TO REG AX                |
|          | E6 11100110 |         |            |            | PORT AL        | BYTE OUTPUT (AL) TO PORT                      |
|          |             |         |            | OUT        |                |                                               |
|          | E7 1'100111 |         |            | OUT        | PORT.AX        | WORD OUTPUT (AX) TO PORT                      |
|          | E8 11101000 |         |            | CALL       | DISP16         | DIRECT INTRA SEGMENT CALL                     |
|          | E9 11101001 |         |            | JMP        | DISP16         | DIRECT INTRA SEGMENT JUMP                     |
|          | EA11101010  |         |            | JMP        | DISP16 SEG16   | DIRECT INTER SEGMENT JUMP                     |
|          | LB-1101010  |         |            | JMP        | DISP8          | DIRECTINTRA SEGMENT JUMP                      |
|          |             |         |            |            |                |                                               |
|          | EC11101010  |         |            | IN         | AL.DX          | BYTE INPUT FROM PORT (DX) TO REG AL           |
|          | ED11*01010  |         |            | IN         | AX,DX          | WORD INPUT FROM PORT (DX) TO REG AX           |
|          | EE 11101010 |         |            | OUT        | DX.AL          | BYTE OUTPUT (AL) TO PORT (DX)                 |
|          | EF 11101010 |         |            | OUT        | DX.AX          | WORD OUTPUT (AX) TO PORT (DX)                 |
|          | F0 1'110000 |         |            | LOCK       |                | BUS LOCK PREFIX                               |
|          | F1 1110001  |         |            | (not used) |                |                                               |
|          | F2 11110010 |         |            | REPNZ/RE   | PNE            | REPEAT WHILE (CX) / 0 AND (ZF)= 0             |
|          |             |         |            |            |                |                                               |
|          | יו11001י F3 |         |            | REPZ/REP   |                | REPEAT WHILE (CX)≠0 AND (ZF)=1                |
|          | F4 11110100 |         |            | HLT        |                | HALT                                          |
|          | E5 11110101 |         |            | CMC        |                | COMPLEMENT CARRY FLAG                         |
|          | F6 11110110 | MOD 000 | R/M        | TEST       | EA DATA8       | BYTE TEST (EA) WITH DATA                      |
|          |             | MOD 001 | R/M        | (not used) |                |                                               |
|          |             | MOD 010 | R/M        |            | ΕA             | BYTE INVERTIEA                                |
|          |             |         |            |            |                |                                               |
|          | F6 11110110 |         | R/M        |            | EA             | BYTE NEGATE EA                                |
|          | F6 11110110 | MOD 100 | R/M        | MUL        | EA             | BYTE MULTIPLY BY (EA). UNSIGNED               |
|          | F6 11110110 | MOD 101 | R/M        | IMUL       | ĘA             | BYTE MULTIPLY BY (EA), SIGNED                 |
|          | F6 11110110 | MOD 110 | R/M        | DIV        | EA             | BYTE DIVIDE BY (EA), UNSIGNED                 |
|          |             | MOD 111 | B/M        |            | EA             | BYTE DIVIDE BY (EA), SIGNED                   |
|          |             | MOD 000 |            |            |                |                                               |
|          |             |         | R/M        |            | EA.DATA16      | WORD TEST (EA) WITH DATA                      |
|          |             | MOD 001 | R/M        | (not used) |                |                                               |
|          | F7 11110111 | MOD 010 | B/M        | NÓT        |                | WORD INVERTEA                                 |
|          | F7 11110111 | MOD 011 | R/M        | NEG        | EA             | WORD NEGATE EA                                |
|          | F7 11110111 |         | B/M        |            |                | WORD MULTIPLY BY (EA), UNSIGNED               |
|          |             | MOD 101 | R/M        |            |                | WORD MULTIPLY BY (EA), SIGNED                 |
|          |             | MOD 110 |            |            |                | WORD DIVIDE BY (EA), UNSIGNED                 |
|          |             |         | R/M        |            |                |                                               |
|          |             | MOD 111 | R/M        |            |                | WORD DIVIDE BY (EA), SIGNED                   |
|          | F8 11111000 |         |            | CLC        |                | CLEAR CARRY FLAG                              |
|          | F9 11111001 |         |            | STC        |                | SET CARRY FLAG                                |
|          | FA 11111010 |         |            | CLI        |                | CLEAR INTERRUPT FLAG                          |
|          | FB 11111011 |         |            | SIL        |                | SET INTERRUPT FLAG                            |
|          |             |         |            |            |                |                                               |
|          |             |         |            |            |                |                                               |

 $\sim$ 

~

| FC 11111100  |         |     | CLD        |                                       | CLEAR DIRECTION FLAG        |
|--------------|---------|-----|------------|---------------------------------------|-----------------------------|
| FD 11111101  |         |     | STD        |                                       | SET DIRECTION FLAG          |
| FE 11111110  | MOD 000 | R/M | INC        | EA                                    | BYTE INCREMENT EA           |
| FE 11111110  | MOD 001 | R/M | DEC        | EA                                    | BYTE DECREMENT EA           |
| FE 11111110  | MOD 010 | R/M | (not used) | 1                                     |                             |
| FE 11111110  | MOD 011 | R/M | (not used) | •                                     |                             |
| FE 11111110  | MOD 100 | R/M | (not used) | 1                                     |                             |
| FE 11111110  | MOD 101 | R/M | (not used) | i i i i i i i i i i i i i i i i i i i |                             |
| FE 11111110  | MOD 110 | R/M | (notused)  | 1                                     |                             |
| FE 1111110   | MOD 111 | R/M | (not used) | 1                                     |                             |
| FF 11111111  | MOD 000 | H/M | INC        | EA                                    | WORD INCREMENT EA           |
| FF 1111111   | MOD 001 | R/M | DEC        | EA                                    | WORD DECREMENT EA           |
| FE 11111111  | MOD 010 | Ĥ/M | CALL       | EA                                    | IND/RECT INTRA SEGMENT CALL |
| FF 111111111 | MOD 011 | R/M | ÇALL       | EA                                    | INDIRECT INTER SEGMENT CALL |
| FF 1111111   | MOD 100 | R/M | JMP        | EA                                    | INDIRECT INTRA SEGMENT JUMP |
| FF 1111111   | MOD 101 | R/M | JMP        | EA                                    | INDIRECT INTER SEGMENT JUMP |
| FF 1111111   | MOD 110 | R/M | PUSH       | EA                                    | PUSH (EA) ON STACK          |
| FE 1111111   | MOD 111 | R/M | (not used) | i i                                   |                             |

## REG IS ASSIGNED ACCORDING TO THE FOLLOWING TABLE:

| 16-BIT (WH1) | 8-B(T (W=0) | SEGMENTREG |
|--------------|-------------|------------|
|--------------|-------------|------------|

| 000<br>001<br>010 | AX<br>CX<br>DX | 000<br>001<br>010 | AL<br>CL<br>DL | 00<br>01<br>10 | ES<br>CS<br>SS |
|-------------------|----------------|-------------------|----------------|----------------|----------------|
| 011               | ВX             | 011               | BL             | '1             | DS             |
| 100               | SP             | 100               | AH             |                |                |
| 101               | BP             | 101               | СН             |                |                |
| 110               | SL             | 110               | DH             |                |                |
| 111               | DI             | 111               | 811            |                |                |

## EA IS COMPUTED AS FOLLOWS (DISP8 SIGN EXTENDED TO 16 BITS)

| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 05<br>55<br>55<br>55<br>55<br>55<br>55<br>55<br>55<br>55<br>55<br>55<br>55<br>5 |
|------------------------------------------------------|---------------------------------------------------------------------------------|
|------------------------------------------------------|---------------------------------------------------------------------------------|

## FLAGS REGISTER CONTAINS:

X(X(X)(OF))(OF)((IF),(TF),(SF))(ZF)(X(AF))X(PF),X(CF))

\*The marked encodings are NOT generated by the language translators. If however, the 8087 encounters one of these encodings in the instruction stream, it will execute it as follows:

- (1) FSTP ST(i)
- (2) FCOM ST(i)
- (3) FCOMP ST(i)
- (4) FXCH ST(i)
- (5) FCOMP ST(i)
- (6) FFREE ST(i) and pop stack
- (7) FXCH ST(i)
- (8) ESTP ST(i)
- (9) FSTP ST(i)

### IAPX 86/88/186 INSTRUCTION SET MATRIX

T

CMP

٠

110

SIL/SAL SAR CIV DIV PUSM

L XOH

Ĩ

101

SUB

SHA

WUL

11¢ . 4

JMP

100

AND

SHLISAL

MUL

JMP

Hi- Lo

Hi Lo

where

ī.

mod r/m

Immed

Shift

Grp 1

Gro 2

|     | 1         |          |          |         |         |       |        |        |
|-----|-----------|----------|----------|---------|---------|-------|--------|--------|
|     | 0         | 1        | 2        | 3       | 4       | 5     | 6      | 7      |
| D   | ADD       | 400      | 400      | ADD     | ADD     | ADD   | P JSH  | POP    |
|     | _ b ' ′(m | w Srim   | _btr/m_  | _w1r/m_ | , bia _ | W.14  | ES     | ES     |
| 1 E | ADC       | AQC      | ACA.     | ACA     | ADÇ     | ADC   | PüŞM   | POP    |
|     | t from    | wif film | b.) r/m  | w. en   | ъ.i     | W.)   | SS     | ss     |
| 2   | AND       | AND      | AND      | AND     | AND     | AND   | SEG    | 0 A A  |
|     | t 1.r/m   | w   r/m  | bliim    | wtrim   | E i     | w i   | ES     |        |
| 3   | XOR       | XQP      | XCH      | XOR     | ROX     | XOR   | SEG    |        |
|     | b.Fr/m    | w Lr/m   | b i r/m  | ,w≛Om   | b.i     | W 1   | 5\$    | -      |
| 4   | INC       | INC      | INC      | INC     | INC     | ING   | NC     | INC    |
|     | AX        | CX       | DX       | Bλ      | SP      | 6P    | SI     | CI     |
| 5   | PLSH      | PUSH     | PUSH     | PUSH    | PUSH    | PUSH  | PUSH   | PUSH   |
|     | AX        | CX       | D×       | 8×      | SP      | , ₿P  | SI -   | CI     |
| 6   | FUSHA     | POPA     | BOUND    |         | · · -   |       |        |        |
|     | FUSHA     | POPA     | i 1,170  |         |         |       |        |        |
| 1   |           |          | , BL     | JNB     | .E/     | JNE.  | JBE/   | JNBE   |
|     | · .0      | ONL      | JNAS     | ; JAL   | JΖ      | JNZ   | JNA    | JA     |
| ß   | Immed     | Immed    | mmed.    | Immed   | 'ES1    | TES.  | XCHG   | XCHG   |
|     | ່ວາກ      | w com    | b r/m    | is 1/m  | o rim   | พาก   | bi/m   | wit/m  |
| 9   | NOP       | XCHG     | XCHG     | XCHG    | XCI-G   | XCHG  | ХСНБ   | хона ј |
|     | i NOM     | CX.      | QХ       | 8×      | SP      | 3F    | S'     | DI     |
| A   | . MOV     | NOV      | MOV      | MOV     | MOVS    | MOVS  | CMPS   | CMPS   |
|     | m = AL    | m - AX   | AL = m   | Ax∸m    | ь       | *     | 5      |        |
| 8   | MOV       | Mav      | MOV      | I MOV   | MOV     | MOV   | MOV    | MOV    |
|     | i-A.      | 1 - CL   | - Du     | li ≓ BL | i → AH  | 1 CH  | i → DH | → B\-  |
| c   | Shill     | \$541    | IN£T     | BET     |         | LDS   | MOV    | MOV    |
|     | b.r/m.    | w.r/m.   | li - S₽) | HE'     | LES     | LDS   | birnes | w1000  |
| Ð   | Shih      | Shift    | Shift    | Shafe   |         | AAD   | ÷ —    | []     |
|     | 5         | w        | t v      | W.V     | AAM     | 1 440 |        | XLAT   |
| E   | LOOPNZ    | LOOPZ:   |          |         | iN      | - IN  | QUT    | CUT    |
|     | LOOPNE    | ( OOPF   | LOOP     | ¢CXΖ    | 5       | - W   | , D    | w      |
| F   |           | ;        |          | 869     | -       | • —   | Grp I  | Grp '  |
|     | LOCK      |          | REP      | Z       | HLT.    | CWC   | 0 TIM  | with   |
|     |           | · ·      |          | L       | ·       | L     | L      |        |

<u>\_\_\_\_</u>

RCA

10.1 ,d

1

ACL

NDĭ 1 NEG

CALL CALL

- IG

|   | в             | 9                                     | A               | 8       | c                 | P           | E      | F        |
|---|---------------|---------------------------------------|-----------------|---------|-------------------|-------------|--------|----------|
| ۵ | 09            | 0A                                    | ÓR              | ÖR      | OB                | 00          | PUSH   |          |
|   | b f r/m       | winn                                  | btrim           | wizim   | <u>bı</u>         | <b>₩.</b> I | CS     |          |
| 1 | 588           | SBB                                   | SBB             | SBB     | SBB               | 588         | PUSH   | PCP      |
|   | b (r/m        | witzins.                              | D 1 (M          | w 17.00 | b :               | 941         | US     | DS       |
| 2 | SUB           | SUB                                   | S06             | SUB     | SUB               | 568         | SEG    | DAS .    |
|   | b tr/m        | w l.r/m                               | blom.           | witrim  | <u>ь</u>          | <u>۴</u>    | _CS    |          |
| 3 | CMP           | CMP                                   | CM <sup>2</sup> | CMP     | СМР               | CMP         | SEG    | AAS      |
|   | <u>b</u> lrim | _ חיי' א                              | blr/m           | wit/m   | , <u>b</u> .      | w.          | DS     |          |
| 4 | DEC           | DEC                                   | DEC             | DEC     | CEC               | DEC         | DEC    | DEĆ      |
|   | AX            | <u></u>                               | DX _            | BX      | _ <sup>SP</sup> _ | . BP        | \$1    | IC       |
| 5 | POP           | FÓF                                   | POP             | POP     | DOb               | POP         | POP    | POP -    |
|   | AX            | CX                                    | 0X              | 8×      | SP                | BP          | 51     | <u> </u> |
| 6 | 262H          | MPUC                                  | FUSH            | IMUL    | INS               | INS         | STLC   | DUTS     |
|   | IW.           | េស (ព                                 | 15              | 116-178 | b                 | w           | , b    | W        |
| 7 | JS            |                                       | JP?             | JN/P/   | - ac)             | JNT         | JUE    | JINLE/   |
|   | 35            | 2010                                  | JPE             | , hu    | 1NG5              | 1CE         | JNG    | G _      |
| a | MOV           | MOV                                   | ° Mov ⊺         | MOV     | VOM               | .EA         | MOV    | POP      |
|   | pl r/m        | whim                                  | 5.47m           | withm   | \$1177M           | 100         | schr/m | r/m      |
| 9 | Ć BW          | CWD                                   | CALL<br>+ d     | WAIT    | PUSHF             | P0.9F       | SAHF   | LAHF     |
| A | TEST          | 7E5T                                  | STOS            | 5105    | LODS              | LODS        | SCAS   | SCAS     |
|   | t: i          | We I                                  | þ               | w       | ħ                 | ŵ           | ь      | w        |
| 8 | MCV           | MCV                                   | MOV             | VOV     | MOV               | MOV         | MOV    | MOV      |
|   | 1 - AX        | i ≮GX                                 | 1 - DX          | ; — Өх  | - 5P              | i = BP      | i 1 SI | D D      |
| с | EN*ER         | · · · · · · · · · · · · · · · · · · · | 961             | - HEL - | ` IN1 _           | ` IN I      |        | IBET     |
|   | w b           | LEAVE                                 | 1 ( -SP)        |         | Туре 3            | (Any)       | INTO   | INCL     |
| þ | ESC           | ESC                                   | ESC             | ESC     | ESC               | ESC         | ESC    | ESC      |
|   | Ĥ             | 1                                     | 2               | 3       | d                 | 5           | 6      | 1        |
| Е | CALL          | JMP                                   | JMP             | "MP     | IN                | IN          | our    | OUT      |
|   | d             | l d                                   | h               | s.d     | v D               | ¥ 96        | v d    | 8 W      |
| F |               |                                       | L .             |         |                   |             | Grp 2  | Grp 2    |
|   | CLC           | \$*C                                  | ÇEL             | STI     | CLD               | STD         | 07/5   | w C m    |
|   | · ·           |                                       | L               | ·       | ·                 |             |        |          |

| 0 | Dyle operation |
|---|----------------|

- d.rec! đ = from CPU reg é
- = immediale
- ia immed to accum
- = immediate byte 15
- iđ indirect is
- immed byle sign ext
   immediate word IW
- Т = long is intersegment = hismory
- en.
- register
   register
   reni = EA is second byter
- si = short-oivasegment si = segment-register t = mCPU/reg

- $\in \mathsf{variable}$
- = word operation
- zerc

- 186 only instruction

001 010

UEC

000

ACC A 09 ADC S38

TEST

INC

RQL RGR

 $\sim$ 

This appendix presents some example macros. These macros are designed to support the writing of ASM86 routines that will be linked to other modules for the SMALL model of computation (see *An Introduction to ASM86*). The intent here is not to show the full power of MPL. Instead, it is to demonstrate a practical use for macros in a common programming situation.

These macros could be built into an include file. If you were developing a large set of ASM86 modules, you could use this include file at the beginning of each of your modules to define a common interface between the modules (in this case SMALL). Similar sets of macros could be defined to support other models of computation.

;A SET OF MACROS TO SUPPORT THE SMALL MODEL OF COMPUTATION ;TO BE USED AS AN INCLUDE FILE

\$NOLIST

;THIS MACRO WILL GENERATE A PUBLIC SEGMENT STATEMENT WITH ;A NAME AS A PARAMETER

%\*DEFINE (SEG(NAME)) (%NAME SEGMENT PUBLIC '%NAME')

;THESE MACROS ARE USED TO GENERATE THE SEGMENT DIRECTIVES ;FOR THE SMALL MODEL

CODE SEGMENT

%\*DEFINE (CSEG) (%SEG(CODE))

X\*DEFINE (CEND) (CODE ENDS)

;DATA SEGMENT

% \* DEFINE (DSEG) (%SEG(DATA))

% \* DEFINE (DEND) (DATA ENDS)

CONST SEGMENT

%\*DEFINE (CONSEG) (%SEG(CONST))

%\*DEFINE (CONEND) (CONST ENDS)

;MEMORY SEGMENT

%\*DEFINE (MEMSEG) (MEMORY SEGMENT MEMORY 'MEMORY')

% \* DEFINE (MEMEND) (MEMORY ENDS)

;THIS MACRO WILL DEFINE A STACK SEGMENT. THE NUMBER OF ;WORDS TO RESERVE FOR THE STACK IS PASSED AS A PARAMETER. %\*DEFINE (STACKSEG(LENGTH)) (STACK SEGMENT STACK 'STACK' DW %LENGTH DUP (?)

```
STACK ENDS)
THE FOLLOWING MACRO WILL GENERATE THE CODE TO INITIALIZE
A SEGMENT REGISTER. IT WILL USE THE AX REGISTER.
%≠DEFINE (INIT(SEGREG, SEGBASE)) (MÔVE AX, %SEGBASE
                       MOV %SEGREG, AX)
THE FOLLOWING MACROS GENERATE THE PROLOGS AND EPILOGS USED
;AT THE BEGINNING AND ENDINGS OF PROCS.
%*DEFINE (PROLOG) (PUSH BP
                         MOV BP. SP
3
:NO PARAMETERS
% ★DEFINE (EPILOG) (POP BP
                       RET
)
:PARAMETERS TO BE POPPED OFF THE STACK
%*DEFINE (EPI(PARMBYTECOUNT)) (POP BP
                        RET XPARMBYTECOUNT
1
$LIST
;GROUP DECLARATIONS FOR THE SMALL MODEL
CGROUP GROUP CODE
DGROUP GROUP DATA, CONST, STACK, MEMORY
ASSUME CS:CGROUP, DS:DGROUP, SS:DGROUP, ES:DGROUP
;END OF INCLUDE FILE
The following is an example source file that uses these macros.
;AN EXAMPLE SOURCE FILE USING THE SMALL MODEL MACRO
;INCLUDE FILE
$INCLUDE SMALL.LIB
XOSEG
                 ;some data
% DEND
%CONSEG
                 ;constant definitions
%CONEND
reserve 10 words of stack
%STACKSEG(10)
```

```
XCSEG
    .
                  PROC NEAR
APROC
                  XPROLOG
                               ;code goes here
                  %EPILOG
APROC
                  ENDP
XPROC
                  PROC NEAR
                  %PROLOG
                               ;code goes here
                  %EPI(6)
                               ;pop 6 bytes of parameters
XPROC
                  ENDP
%CEND
END
The above source module would expand to the following form:
;AN EXAMPLE SOURCE FILE USING THE SMALL MODEL MACRO
;INCLUDE FILE
SINCLUDE SMALL.LIB
;A SET OF MACROS TO SUPPORT THE SMALL MODEL OF COMPUTATION
TO BE USED AS AN INCLUDE FILE
$NOLIST
;GROUP DECLARATIONS FOR THE SMALL MODEL
CGROUP GROUP CODE
DGROUP GROUP DATA, CONST, STACK, MEMORY
ASSUME CS:CGROUP, DS:DGROUP, SS:DGROUP, ES:DGROUP
;END OF INCLUDE FILE
DATA SEGMENT PUBLIC 'DATA'
                 ;some data
    ,
DATA ENDS
CONST SEGMENT PUBLIC 'CONST'
    .
                 ;constant definitions
    .
CONST ENDS
```

~

;reserve 10 words of stack STACK SEGMENT STACK 'STACK' ~ ~ DW 10 DUP (?) STACK ENDS CODE SEGMENT PUBLIC 'CODE' . . PROC NEAR PUSH BP APROC MOV BP, SP . ;code goes here . POP BP RET APROC ENDP XPROC PROC NEAR PUSH BP MOV BP, SP .  $\sim$ ;code goes here . POP BP ;pop 6 bytes of parameters RET 6 XPROC ENDP • CODE ENDS END

In this Appendix, several sample programs are presented, each with several solutions.

The first two examples illustrate transferring control to one of eight routines, depending on which bit of the accumulator has been set to 1 (by earlier instructions, not shown).

Examples 3, 4, and 5 discuss additional methods of passing data and parameters to procedures, illustrating the use of both the registers and the stack for passing parameters. Examples 6 and 7 cover multibyte addition and subtraction. Interrupt procedures and timing loops are described in examples 8 and 9. Examples 10-13 illustrate input/output control.

The 8086 code examples given here are not optimal, and the presentation is not an attempt at an exhaustive and complete overview of the language. These examples are presented more as a gradual method of building familiarity, perhaps suggestive of further improvements, rather than as ideal, finished models. Some instruction usage is not introduced until the need for it has been suggested by the discussion of prior code.

# Examples 1 and 2

Consider a program that executes one of eight routines depending on which bit of the accumulator is set:

Jump to routine 1 if the accumulator holds 0000001 Jump to routine 2 if the accumulator holds 0000010 Jump to routine 3 if the accumulator holds 0000100 Jump to routine 4 if the accumulator holds 00001000 Jump to routine 5 if the accumulator holds 00100000 Jump to routine 6 if the accumulator holds 0100000 Jump to routine 7 if the accumulator holds 0100000 Jump to routine 8 if the accumulator holds 1000000

| MAIN PROGRAM | BRANCH TABLE | JUMP     |
|--------------|--------------|----------|
|              | PROGRAM      | ROUTINES |

(normal procedure return sequence not provided by branch table program)

Example 1 below is a routine which transfers control to one of the eight possible procedures depending on which bit of the accumulator is 1.

It moves the low-order bit of the accumulator into a flag register to find the one signalling the correct routine, and then transfers based on that flag. This routine uses seven instructions, including a test to prevent an infinite loop and an indirect transfer via register BX.

Example 2 achieves the same transfer using a different technique for selecting the appropriate address. It shifts the high-order bit of AL, and uses register SI as an index into the branch table.

Each example contains comments, and is followed by a brief explanation.

Example 1: BRANCH ADDRESSES SEGMENT DW BRANCH TABLE 1 ROUTINE 1 ROUTINE\_2 ROUTINE\_3 DW DW ROUTINE\_4 DW ROUTINE\_5 D₩ ROUTINE\_6 DW DW ROUTINE 7 D₩ ROUTINE BRANCH ADDRESSES ENDS PROCEDURE SELECT SEGMENT ASSUME CS:PROCEDURE SELECT, R DS:BRANCH ADDRESSES MOV **BX, BRANCH ADDRESSES** MOV DS, BX ;moves above segment ;base-address into ;segment register DS. CMP ;this test assures that AL.0 CONTINUE\_MAIN LINE JΕ ;some bit of AL has been ;set by earlier instructions to specify ;a routine (prior insts, not shown). LEA BX, BRANCH TABLE 1 ;BX set to location holding ;address of first routine. L: SHR AL,1 ;puts least-significant bit :of AL into the carry flag ;(CF). JNC NOT YET ; if CF = 0, the ON bit ; in AL has not yet ;been found. JMP WORD PTR [BX] ; if CF = 1, then control ; is transferred (see ;explanation below). NOT YET: ADD BX, TYPE BRANCH TABLE 1 ; if no transfer, then ;the bit that is ON has ;not yet been found, so ;BX is set to point to ;the next entry in the ;address-table, by adding 2. JMP L ; jump to L to shift ; and retest ;we reach here only CONTINUE\_MAIN\_LINE: ; if no bit was set to ;indícate a desired ;routine ROUTINE 1: ROUTINE 2: .

## ROUTINE\_3:

### PROCEDURE\_SELECT ENDS

The line after "L:", JNC NOT YET, reads "jump if no carry", which means jump if CF = 0. This will skip over the next line's transfer if the "J" bit, signalling the desired procedure, has not yet appeared. If it has been found, CF will be I and this conditional jump JNC will be skipped. The appropriate procedure is then reached by the indirect jump instruction JMP WORD PTR [BX].

A jump is always to an address in the code segment, i.e., relative to CS. The offset defining that address in the code segment is not given explicitly here. Instead, an indirect JMP is used, with [BX] given as a pointer to the memory location where that offset is stored.

Register BX as used here within square brackets automatically refers to the contents of a location in the data segment. The contents of that location are the desired offset for the jump. In other words, the Instruction Pointer is replaced by the contents of a location in the data segment, whose offset is in BX. The next instruction, ADD BX, TYPE BRANCH \_TABLE \_1, adds 2 to BX, the index into the branch table. This causes BX to point to the next word of the table. The contents of that word are the offset of the "next" routine, again in the code segment.

#### Example 2:

| BRANCH_ADDRE<br>BRANCH_ |            | EGMENT<br>DW ROUTINE_1<br>DW ROUTINE_2<br>DW ROUTINE_3<br>DW ROUTINE_4<br>DW ROUTINE_5<br>DW ROUTINE_6<br>DW ROUTINE_7<br>DW ROUTINE_8 |                                                                                         |
|-------------------------|------------|----------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| BRANCH_ADDRES           | SSES EN    | I D S                                                                                                                                  |                                                                                         |
| PROCEDURE_SEL           | ECT SE     | GMENT                                                                                                                                  |                                                                                         |
| &                       | ASSUME     | CS:PROCEDURE_SELECT,<br>DS:BRANCH_ADDRESSES                                                                                            |                                                                                         |
|                         | MOV<br>MOV | BX,BRANCH_ADDRESSES<br>DS,BX                                                                                                           | ;base-address of<br>;segment containing<br>;lists                                       |
|                         | LEA        | BX,BRANCH_TABLE_1                                                                                                                      | ;base-address of list<br>;of branch addresses                                           |
|                         | MOV        | SI,7*TYPE BRANCH_TABLE_1                                                                                                               | ;points initially to<br>;last such entry<br>;in list                                    |
|                         | MOV        | CX,8                                                                                                                                   | ;loop-counter allowing<br>;8 shifts maximum                                             |
| L:                      | SHL        | AL,1                                                                                                                                   | ;shifts high-order<br>;AL bit into CF                                                   |
|                         | JNC        | N 0 T_Y E T                                                                                                                            | ; if CF = 0, routine<br>; represented by that<br>; bit not desired                      |
|                         | JMP        | WORD PTR [BX][SI]                                                                                                                      | ; if CF = 1, transfer<br>; to procedure<br>; represented by most<br>; recent bit tested |

NOT YET: SUB SI, TYPE BRANCH TABLE 1 ;adjust index register :to point to ''next'' ;branch-address LOOP L ;decrement CX, if ;CX > 0, transfer to ;L so as to shift :AL and retest CONTINUE\_MAIN\_LINE: :we reach here only ; if no bit was set :to indicate a desired routine ROUTINE 1: ROUTINE 2: ROUTINE 3: PROCEDURE SELECT ENDS

In Example 2 several elements have changed, though the net result is the same. Instead of being incremented, BX stays constant, pointing to the beginning of the list of branch addresses. SI is used as an index (subscript) within that list.

The number of shifts is controlled by the count register CX, which the LOOP instruction automatically decrements after each iteration. The accumulator AL is searched from its most-significant-bit using the shift-left instruction (SHL) instead of SHR. This accounts for the initialization of S1 to 14, pointing initially to the last branch-address in the list, 14 bytes past the base-address in BX. S1 is subsequently decremented in each iteration just as Example 1's BX was incremented.

The instruction IMP WORD PTR [BX][SI] uses the sum of BX and SI just as Example I used BX alone. That is, the sum gives the offset of a word in the data segment, and the contents of that word replaces the IP. The next instruction executed is thus the one whose code-segment offset was stored in the branch table.

If more than 1 bit were set in AL, these two examples would select different routines due to selecting the rightmost or leftmost such bit.

# **Transferring Data to Procedures**

The data on which a procedure performs its operations may be made available in registers or memory locations. In many applications, however, reserving registers for this purpose can be inconvenient to the system flow of control and uneconomical in execution time, requiring frequent register saves and restores.

Reserving memory, on the other hand, can be uneconomical of space, especially if such data is needed only temporarily. It is often preferable to use and reuse a special area called a stack, storing and deleting interim data and parameters as needed.


Regardless of the method used to pass data to procedures, a stack will be necessary and useful. The CALL instruction uses the stack to save the return address. The RET instruction expects the return address to be on the stack. The stack is also usually used to save the caller's register values at the beginning of a procedure. Then, just before the procedure returns to the caller, these values can be restored. Example 3 shows the use of memory to pass parameters. Registers are used for this in Example 4. Example 5 uses a stack.

One way to use memory to pass data is to place the required elements (called a parameter list) in some data area. You then pass the first address of this area to the procedure.

For example, the following procedure, ADSUB, expects the address of a three-byte parameter list in the SI register. It adds the first and second bytes of the list, and stores the result in the third byte of the list.

The first time ADSUB is called, at label CALL1, it loads the accumulator from PLIST, adds the value from the next byte and stores the result in PLIST+2. Return is then made to the instruction at RET1.

AFTER first call to ADSUB:



The second time ADSUB is called, at label CALL2, the prior instruction has caused the SI register to point to the parameter list LIST2. The accumulator is loaded with 10, 35 is added, and the sum is stored at LIST2 + 2. Return is then made to the instruction at RET2.

### Example 3:

| PARAMS            | SEGMENT                  |                                             |          |                                  |
|-------------------|--------------------------|---------------------------------------------|----------|----------------------------------|
| PLIST             | DB<br>DB<br>DB           | 6<br>8<br>?                                 |          |                                  |
| LIST2             | D B<br>D B               | 10<br>35<br>?                               |          |                                  |
|                   |                          |                                             |          |                                  |
| PARAMS            | ENDS                     |                                             |          |                                  |
| STACK             | SEGMENT<br>DW 4 DUP      | (?)                                         |          |                                  |
| STACK_TO<br>STACK | OP LABEL W               | ORD                                         |          |                                  |
|                   |                          |                                             |          |                                  |
| ADDING<br>ASSUME  |                          | DS:PARAMS,                                  | SS:STACK |                                  |
| START:            | MOV<br>MOV<br>MOV<br>MOV | AX, PARAMS<br>DS, AX<br>AX, STACK<br>SS, AX |          | ;initialize DS<br>;initialize SS |


| CALL1:<br>RET1: | MOV<br>MOV<br>CALL       | SP,OFFSET<br>SI,OFFSET<br>ADSUB   | ;initialize SP                                                                 |
|-----------------|--------------------------|-----------------------------------|--------------------------------------------------------------------------------|
| CALL2:<br>RET2: | LEA<br>CALL              | SI,LIST2<br>Adsub                 |                                                                                |
| ADSUB           | PROC                     |                                   |                                                                                |
|                 | MOV<br>Add<br>Mov<br>Ret | AL,[SI]<br>AL,[SI+1]<br>[SI+2],AL | ;get 1st parameter<br>;add 2nd parameter<br>;store result in<br>;3rd parameter |
| A D S U B       | ENDP<br>-<br>-           |                                   |                                                                                |
| ADDING          | ENDS<br>END START        |                                   |                                                                                |

The instructions just prior to each CALL load the SI register with the offset of the first parameter to be added. The MOV statement prior to CALL1 makes use of the OFFSET operator (discussed in Chapter 4). If this operator were omitted, SI would receive the contents of PLIST instead of its offset. The LEA instruction prior to CALL2 automatically puts the offset of its source (2nd operand) into the register destination (1st operand). The MOV statement is more efficient, but may only be used if just the offset is being loaded into the register. If the address involves an indexing register (e.g., PLIST [SI + 1]), then the LEA should be used, since this will add the contents of the SI, 1, and the offset of PLIST, putting the sum in the destination register.

# **A More General Solution**

The approach used in Example 3 has its limitations, however. As coded, ADSUB will process a list of two and only two numbers to be added, and they must be contiguous in memory. Suppose you wanted a subroutine (GENAD) which would add an array containing an arbitrary number of bytes, located anywhere in memory, and leave the sum in the accumulator.

CALL to GENAD:



Example 4 below shows how this process can be written in ASM86. GENAD returns the sum in the accumulator. It receives the address of the array in the BX register, and the number of array elements in CX.

#### Example 4:

INITIAL\_PARAMETERS SEGMENT RESULT DB 0 PARM DB 6, 82, 13, 16

INITIAL\_PARAMETERS ENDS

GENERAL\_PROCEDURES SEGMENT ASSUME CS:general\_procedures DS:initial\_parameters

The procedure is placed first, to avoid forward referencing the FAR procedure GENAD. Note that the program ;start address is after the procedure, at label "START2.

| GENAD  | PROC FAR         |                                   |
|--------|------------------|-----------------------------------|
|        | PUSH SI          | ;save current value of SI on the  |
|        |                  | ;stack (discussed below), so that |
|        |                  | this routine can use this         |
|        |                  | register freely, restoring its;   |
|        |                  | ;original contents just prior     |
|        |                  | ;to returning control to          |
|        |                  | ;calling routine.                 |
| INIT:  | MOV AL, O        | ;initialize AL to receive sum.    |
|        | MOV SI, O        | ;initialize SI to point to first  |
|        |                  | ;array element                    |
|        |                  |                                   |
| MORE?: | ADD AL, (BX)[SI] |                                   |
|        |                  | ;BX points to the start of the    |
|        |                  | ;array, and SI selects an element |
|        |                  | ;of the array.                    |
|        | INC SI           | ;have SI index the next           |
|        |                  | array element.                    |
|        | LOOP MORE?       | continue looping until CX is      |
|        |                  | ;zero (all array elements have    |
|        |                  | ;been added into AL>              |
|        |                  | , <b></b>                         |
|        | POP SI           | restore original contents of SI.  |
|        | RET              | transfer to instruction           |
|        |                  | ; immediately following CALL.     |
|        | ENDP             |                                   |
| GENAD  | ENVY             |                                   |

;Program execution starts here (due to the label "start" ;named on the END directive below). Point DS to the ;INITIAL\_PARAMETERS segment, and call GENAD with the array ;PARM.

```
START:
           MDV
                AX, INITIAL_PARAMETERS
           MOV
                DS, AX
           MOV
                CX, SIZE PARM
                                   ;number of elements is
                                   :passed in CX
                BX, OFFSET PARM
           NOV
                                   :address of array PARM is
                                   :passed in BX.
           CALL GENAD
           MOV RESULT, AL
                                   ;Sum is returned in AL
           HIT
                               ;****** end of program ******
GENERAL PROCEDURES
                               ENDS
           ENO
               START
```

In GENAD, the first action is to save (PUSH) onto the stack the current value of SI before using it. Just before the RETurn, this value is restored (via POP). Thus this procedure does not destroy the status of registers (except AL and CX) possibly relied upon by the calling routine. Stacks are discussed in Chapter 4. Further examples appear below.

The routine does not explicitly save the value of CS because the CALL and RETurn save CS on the stack and restore it automatically. The accumulator AL is here expected to be usable without saving its pre-CALL contents. Using AL, the sum is modulo 256.

The FAR type declaration on the PROC statement forces the use of "long" CALLs to and RETurns from this procedure. This means the procedure is not expected to be in the same segment as all of the CALLs to it. In a "long" CALL the contents of CS are PUSHed onto the stack first, then the IP is PUSHed onto the stack. (This allows an eventual return to the next sequential instruction.) Control is then transferred to the procedure by first moving into CS the segment base address for the procedure, and then replacing the contents of IP with the offset of the procedure in that segment. A "long" RETurn reverses this process by POPping the former IP contents back off the stack into IP, and then POPping the former CS contents off the stack back into CS.

Within the inner body of GENAD, the statement

MOV AL,0

initializes the sum to zero. The statement

MOV SI,0

initializes SI to zero, to index the first element of the passed array.

The first statement in the loop

ADD AL, [BX] [SI]

adds the array element indexed by S1 into the sum in the accumulator (recall that the BX register points to the parameter array). In the next statement (INC S1), the array index in S1 is incremented to point to the next array element. The last statement in the loop

LOOP MORE?

executes the loop repeatedly until the count in CX (passed in as a parameter) is exhausted.

#### Using a Stack

Passing parameters on the stack offers different advantages than passing them in registers. Passing parameters in registers is faster, but more complicated. The conventions as to which parameter should end up in which register can be confusing, especially if there are many procedures.

For parameters passed on the stack, the convention need only specify the order they should be pushed onto the stack. High level language compilers (e.g., PL/M-86) generate code which passes parameters on the stack. Therefore, any procedure which expects its parameters on the stack is callable from PL/M (see the ASM86 macro assembler manual for more details). The 8086 also offers special instructions to facilitate using the stack for passing parameters. The RET instruction has an optional byte count (e.g., RET 4), which says how many bytes should be popped off the stack in addition to the return address. This makes returning from procedures very easy. Moreover, since the BP indexing-register uses the SS segment by default, it is very economical to use BP to reference data near the top of the stack.

Use of stacks may require some further introduction. A stack segment is expected to be used relative to the contents of the stack-segment register SS, just as a code segment uses CS and data segments use DS or ES. The stack segment below is defined for use in this discussion and the examples.

PARAMS\_PASS SEGMENT STACK DW 12 DUP (0) LAST\_WORD LABEL WORD PARAMS\_PASS ENDS

Four instructions use a stack in predefined ways: PUSH, CALL, POP, and RETurn. They automatically use the stack pointer SP as an offset to the segmentbase-address in SS. One of your first actions in a module which will use a stack must be to initialize SS and SP, e.g.,

MOV AX,PARAMS\_PASS MOV SS,AX MOV SP, OFFSET LAST\_WORD

This use of LAST ... WORD is critically important due to the built-in actions of the four instructions named above.

The first two, PUSH and CALL, store additional words on the stack by *decrementing* SP by 2. Thus the stack "grows downward" from the last word in the stack segment toward the segment-base-address lower in memory. Each successive address used for new data on the stack is a lower number. The location pointed to by SP is called the Top Of Stack (TOS). When a word is stored on the stack, e.g., by the instruction

PUSH SOURCE\_DATA

SP is decremented by 2 and the source data is moved onto the stack at the new offset now in SP. As described above in Example 4, CALL implicitly uses PUSH before transferring control to a procedure.

The instruction

POP DESTINATION

takes the word at the "top-of-stack", i.e., pointed at by SP, and moves that word into the specified destination. POP also then automatically adds 2 to SP. This causes SP to point to the next higher-addressed word in the stack segment, farther from the segment's base-address. The figures accompanying the examples below show the expansion and contraction of a stack. Example 5:

Example 5 below illustrates the use of a stack to pass the number of byte parameters plus the address of the first one. For this example all the parameters are expected in successive bytes after that one.

# Supplying the Number of Parameters and the First Address, On the Stack

#### params pass SEGMENT STACK DW 12 DUP (?) :reserve 12 words of :stack space last\_word LABEL WORD ;last\_word is the ; offset of top of :stack params\_pass ENDS data items SEGMENT first DB 11, 22, 33, 44, 55, 66 second DB 4, 5, 6 third DB 94, 88 result DX ? data items ENDS SEGMENT stk usage xmpl ASSUME CS: stk\_usage\_xmpl, DS: data\_items, SS:params = genaddr PROC FAR PUSH ΒP ;save old copy of BP PUSH BP, SP ;move tos to BP (see ;figure 4) PUSH ВΧ ;save BX, so ok to use BX in ;genaddr ;save CX, so ok to use CX in ;genaddr (figure 5) PUSH £Χ ;get count of number of bytes MOV CX, [BP + 8]; in array MOV BX. [8P + 10];get address of array of ;bytes MOV ;AX := 0. AX holds running AX, 0 ;sum in adder loop. adder: AL, [BX] ;add in the first byte ADD ADC AH, 0 ; and add any carry into AH. ΒX INC ;point to next byte to be :added in. LOOP adder :CX := CX - 1;IF CX <> 0 THEN ;GOTO ADDER; POP СX ;The registers must be ;restored in the POP ΒX ;reverse order they were ;pushed. POP ΒP ;return, popping off the 2 RET 4 :WORD parameters

|   | genaddr   | ENDP   |                |                  |                                             |
|---|-----------|--------|----------------|------------------|---------------------------------------------|
| ~ | stk_usage | e_xmpl | ENDS           |                  |                                             |
|   | caller    |        | SEGMI<br>Assui |                  | : data_items, SS: params_pass               |
|   | start:    | MOV    | AX,            | data_items       | ;paragraph number of<br>;data segment to AX |
|   |           | MOV    | D\$,           |                  | ; and then to DS.                           |
|   |           | MOV    |                | params_pass      | ;paragraph number of                        |
|   |           |        | - · · ·        | parolls_pass     | stack segment to AX                         |
|   |           | MOV    | SS,            | ΔX               | ; and then to SS                            |
|   |           | MOV    |                | OFFSET last_word |                                             |
|   |           | MOT    | Jr,            | UFFSCI (ast_word | stack_top to the SP                         |
|   |           | MOV    | AX,            | OFFSET first     | offset of first to                          |
|   |           | PUSH   | ΑX             |                  | ;AX                                         |
|   |           | MOV    |                | SIZE first       | then onto the stack                         |
|   |           | 104    | κ.,            | aize linst       | ;number of bytes in<br>;first array to AX   |
|   |           | PUSH   | ΑX             |                  | ; then onto the stack                       |
|   |           | CALL   |                | addr             | ;Call the far                               |
|   |           | LALL   | gene           | 100 i            | ;procedure                                  |
|   |           | MOV    | P.O.C.         | ult,AX           | , procedure                                 |
|   |           | MUY    |                |                  |                                             |
| N |           |        | •              |                  |                                             |
|   |           |        | •              |                  |                                             |
|   |           | MOV    | Â.Y            | OFFSET second    |                                             |
|   |           | PUSH   | AX.            | offall second    |                                             |
|   |           | MOV    |                | SIZE second      |                                             |
|   |           | PUSH   | AX             | STEE SECURE      | ;same as above except                       |
|   |           | rujin  | <b>D</b> A     |                  | doing second                                |
|   |           | CALL   | qena           | dd c             | , doing second                              |
|   |           | MOV    |                | ilt.AX           |                                             |
|   |           |        | 1636           |                  |                                             |
|   |           |        | :              |                  |                                             |
|   |           |        | •              |                  |                                             |
|   |           | MOV    | AX.            | OFFSET third     |                                             |
|   |           | PUSH   | AX             | off definition   |                                             |
|   |           | MOV    |                | SIZE third       | ;same as above except                       |
|   |           |        |                |                  | doing third                                 |
|   |           | PUSH   | AX             |                  | ,                                           |
|   |           | CALL   | gena           | ddr              |                                             |
|   |           | MOV    |                | lt,AX            |                                             |
|   |           |        |                |                  |                                             |
|   |           |        |                |                  |                                             |
|   |           | HLT    | -              |                  |                                             |
|   | caller    |        | ENDS           |                  |                                             |
| × |           |        |                | start            |                                             |
|   |           |        | •              | -                |                                             |
|   |           |        |                |                  |                                             |

To indicate why each register was saved, the above code has each PUSH placed just prior to the first local use of that register. Earlier examples clustered those PUSHes at the top of the routine, just as the POPs appear (in reverse order) at the end. This makes it easy to see the proper order of saving and restoring. In either case you must consider carefully where the parameters are relative to the pointer you are using, e.g., BP. Making your own diagrams can help. Note that the RET instruction of "genaddr" is a RET 4; the two parameters are popped off the stack as the RETurn is executed. Without the 4, this 12 word stack named "PARAMS\_ PASS" could only be used three times. The fourth call would cause two words outside that segment to be clobbered.

This is why: prior to each call the parameter words are pushed onto the stack. Then each call uses two words of the stack to store the return address. Each execution of the procedure pushes three more words onto the stack to preserve register values. These last five words are popped off by the procedure's end and return, but those first two parameters would remain.

### Multibyte Addition and Subtraction

The carry flag and the ADC (add with carry) instructions may be used to add unsigned data quantities of arbitrary length. Consider the following addition of two three-byte unsigned hexadecimal numbers:

32AF8A + 84BA90 B76A1A

To perform this addition, you can use ADD or ADC to add the low-order byte of each number. ADD sets the carry flag for use in subsequent instructions, but does not include the carry flag in the addition.

| Step 3     | Step 2  | Step 1 |
|------------|---------|--------|
| 32         | AF      | 8A     |
| B4         | BA      | 90     |
| <b>B</b> 7 | 6A      | 1A     |
| carry=1    | carry=1 |        |

The routine below performs this multibyte addition, making these assumptions:

The numbers to be added are stored from low-order byte to high-order byte beginning at memory locations FIRST and SECOND, respectively.

The result will be stored from low-order byte to high-order byte beginning at memory location F1RST, replacing the original contents of these locations.

| мемс  | AY B | EFORE |     |        | MEMO  | RY AFTER |
|-------|------|-------|-----|--------|-------|----------|
| FIRST | + S  | ECONI | ) + | CF     | FIRST | SECOND   |
| 8A    | +    | 90    | +   | 0 – 1A | 1A    | 90       |
| AF    | +    | BA    | +   | 1 = 6A | 6A    | BA       |
| 32    | +    | 84    | +   | 1 = B7 | 87    | 84       |

The routine uses an ADC instruction to add the low-order bytes of the operands. This could cause the result to be high by one if the carry flag were left set by some previous instruction. This routine avoids the problem by clearing the carry flag with the CLC instruction just before LOOPER.

Since none of the instructions in the program loop affect the carry flag except ADC, the addition with carry will proceed correctly.

MULTI TWO SEGMENT ASSUME CS:MULTI TWO, R DS:ADD DATA 2 START: MOV AX, ADD DATA 2 MOV DS.AX :The routine determines which number is longer and stores ;the result there. The size in bytes of the smaller number controls LOOP1, i.e., where both numbers do have a byte ; of data to be added. ;The difference in size controls LOOP2, which is needed if ;there is a final carry. MOV AX, NUM2 ;Initially assume NUM2 ;larger, and give BX address of LEA BX. SECOND ;longer number, LEA ΒP, FIRST ;BP address of shorter :number. ΰMΡ-AX. NUM1 ;Check assumption. NUM2 BIGGER continue with values JGE ;as they are unless N2 :> N1. XCHG AX, ;Switch NUM2 and NUM1, NUM1 ; exchanging NUM2 ;through AL NUM2 now < XCHG AX, :NUM1. XCHG BX. BΡ ;Must also now switch :addresses referred to, ;so that number of ;bytes still ;corresponds with ;correct number, ; and sum goes to longer place. NUM2 BIGGER:MOV ÇX, NUM2 SUB CX. NUM1 :NUM2 now gets ;difference NUM2, CX MOV ;of sizes. Use smaller MOV CX, NUM1 ;number of bytes for ;central add. CLC ;Clear carry of ;possible prior ;setting ;Initialize index to MOV S1. 0 ; bytes of addends. Then ;SI=SI+1. DS: [BP] [S1] ;Get byte of shorter L00P1: MOV AL, ;number. [BX] [SI, AL ;Add it to relevant ADC ;byte of

|           | INC         | 5 I                  | ;longer number. Then<br>;SI≂SI+1                      |
|-----------|-------------|----------------------|-------------------------------------------------------|
|           | LOOP        | LOOP1                | ; 51-31+1                                             |
|           | MOV         | CX, NUM2             | ;Number of bytes yet<br>;unused in longer<br>;number. |
| LOOP2:    | JNB         | DONE                 | ;If no carry, CF=O,<br>;then done.                    |
|           | A D C       | BYTE PTR [BX] [SI],0 | ;Add carry to remaining<br>;bytes                     |
|           | INC         | S 1                  | ;of longer number. Then<br>;SI=SI+1.                  |
| DONE:     | LOOP        | LOOP2                |                                                       |
| DOWE.     |             |                      |                                                       |
| MULTI_TWO | ENDS<br>END | START                |                                                       |

With some additional instructions, this same routine will do arithmetic for packeddecimal numbers. Packed-decimal means the 8 bits of each byte are interpreted as 2 decimal digits, e.g., 01100111B would mean 67 decimal instead of 67 hexadecimal (103 decimal).

Below is the core of an 8086 routine to do decimal subtraction for packed-decimal numbers.

# Example 7:

|        | MOV   | SI, O           |
|--------|-------|-----------------|
|        | MOV   | CX, NUMBYTES    |
|        | CLC   |                 |
| MORE?: | MOV   | AL, FIRST [S1]  |
|        | S 8 B | AL, SECOND [SI] |
|        | DAS   |                 |
|        | MOV   | SECOND [SI], AL |
|        | INC   | SI              |
|        | LOOP  | MORE?           |

# Interrupt Procedures

# Example 8:

;The following illustrates the use of interrupt procedures ;for the 8086. The code sets up six interrupt procedures ;for a hypothetical 8086 system involved in some type of ;process control application. There are 4 sensing devices ;and two alarm devices, each of which can supply external ;interrupts to the 8086. The different interrupt-handling ;procedures shown below are arbitrary, that is, the events ;and responses described are not inherent in the 8086 but

; rather in this hypothetical control application. The procedures merely illustrate the diverse possibilities ; for handling situations of varying importance and ;urgency. ASSUME CS:INTERRUPT PROCEDURES, DS:DATA VAR DEVICE\_1\_PORT DEVICE\_2\_PORT 0 F 0 0 0 H EQU EQU 0F002H DEVICE\_3 PORT EQU 0 F 0 0 4 H DEVICE 4 PORT EQU 0F006H WARNING LIGHTS EQU 0E000H CONTROL 1 EQU 0E008H EXTRN CONVERT VALUE:FAR ;Positioning this EXTRN here indicates :that CONVERT VALUE is outside of ;all segments in this module. INTERRUPT PROC TABLE SEGMENT BYTE AT 0 ORG 08H D D ALARM 1 ;non-maskable interrupt type 2

;One 64K area of memory contains pointers to the routines ;that handle interrupts. This area begins at absolute ;address zero. The address for the routine appropriate ;to each interrupt type is expected as the contents of the ;double word whose address is 4 times that type. Thus the ;address for the handler of non-maskable-interrupt type 2 ;is stored as the contents of absolute location 8. These ;addresses are also called interrupt vectors since they ;point to the respective procedures. ;The first 32 interrupt types (0-31) are defined or

;reserved by INTEL for present and future uses. (See the ;8086 User's Manual for more detail.) User-interrupt type ;32 must therefore use location 128 (=80H) for its ;interrupt vector.

ORG 08H

| DD | ALARM_2  | ;INTERRUPT  |      |    |
|----|----------|-------------|------|----|
| DD | DEVICE_1 | ; INTERRUPT | TYPE | 33 |
| DD | DEVICE_2 | ; INTERRUPT | TYPE | 34 |
| DD | DEVICE 3 | ; INTERRUPT | TYPE | 35 |
| DD | DEVICE_4 | ; INTERRUPT | TYPE | 36 |

INTERRUPT PROC\_TABLE ENDS

DATA VAR SEGMENT PUBLIC

EXTRN INPUT\_1\_VAL:BYTE, OUTPUT\_2\_VAL:BYTE, 8 INPUT\_3\_VAL:BYTE, INPUT\_4\_VAL:BYTE EXTRN ALARM FLAG:BYTE, INPUT\_FLAG:BYTE

;The names above are used by 1 or more of the procedures ;below, but the location or value referred to is located ;(defined) in a different module. These EXTERNal ;references are resolved when the modules are linked ;together, meaning all addresses will then be known. ;Declaring these EXTRNs here indicates what segment they ;are in.

DATA\_VAR ENDS

```
;The names below are defined later in this module. The
PUBLIC directive makes their addresses available for
;other modules to use.
        ALARM_1, ALARM_2, DEVICE_1, DEVICE_2, DEVICE_3,
PUBLIC
        DEVICE 4
INTERRUPT PROCEDURES
                       SEGMENT
ALARM 1 PROC
                FAR
;The routine for type 2, ''ALARM_1'' is the most drastic
; because this interrupt is intended to signal disastrous
; conditions such as power failure. It is non-maskable,
; i.e., it cannot be inhibited by the Clear Interrupts
;(CLI) instruction.
              DX,
        MOV
                    WARNING_LIGHTS
              AL,
        MOV
                    OFFH
              DX, AL
                                   ;turn on all lights
        ΟUT
              DX,
        MOV
                    CONTROL_1
        MOV
              AL,
                                   ;turn off
                    38H
        0UT
              DX,AL
                                   ;machine
        HLT
                                   ;stop all processing
ALARM 1
        ENDP
ALARM 2 PROC
                 FAR
        PUSH DX
        PUSH
             ΑX
              DX,
                    WARNING_LIGHTS
        MOV
        MOV
              AL,
                                   ;turn on warning light #1
                    1
        OUT.
              DX,AL
                                   ; to warn operator of device
              ALARM_FLAG, OFFH
                                  ;set alarm flag to inhibit
        MOV
        POP
              ΑX
                                   ;later processes which may
                                   ;now be dangerous
        POP
              ĐΧ
        IRET
                                   ;return from interrupt:
                                   ;this restores the flags
                                   ; and returns control
                                   ;the interrupted
                                   ;instruction stream
ALARM 2
          ENDP
DEVICE 1
         PROC
        PUSH
              DX
        PUSH
              ΑX
              DX, DEVICE_1_PORT
        MOV
              AL, DX
                                   ;get input byte from
        IN
        MOV
              INPUT_1_VAL, AL
                                   ;device_ store value
        MOV
              INPUT FLAG, 2
                                   ;this may alert another
                                   ;routine or device that
                                   ;this interrupt and input
                                   :occurred
```

 $\sim$ 

POP ΑX POP DX IRET DEVICE 1 ENDP DEVICE 2 PROC PUSH DX ;when this interrupt-type PUSH AX ;occurs, the action necessary ; is to notify device\_2\_port ;of the event AL, OUTPUT\_2\_VAL ;get value, to output MOV DX, DEVICE Z PORT ; to device\_2\_port MOV DX,AL OUT POP AΧ DX POP IRET DEVICE 2 ENDP DEVICE 3 PROC ;when a device\_3 interrupt PUSH DX ;occurs only the lower byte PUSH ΑX ;at the port is of value DX, DEVICE\_3\_PORT MOV IN AL, DX AL, OFH ;mask off top four bits AND INPUT\_3\_VAL, AL ;store value for use MOV ;by later routines POP ΑX ; in another module POP DX IRET DEVICE 3 ENDP DEVICE 4 PROC PUSH DX ;a device\_4 interrupt PUSH СX ;provides a value which PUSH ΑX DX, DEVICE\_4\_PORT ;needs immediate MOV conversion by another ;procedurebefore this IN AL, DX ;interrupt-handler can allow MOV CL, AL ; it to be used at input\_4\_val ;converts input value in CALL CONVERT VALUE MOV INPUT 4 VAL, AL ;CL to new result in AL ; and saves that result in ;input 4 val POP ΑX POP CX POP DX IRET DEVICE 4 ENDP INTERRUPT PROCEDURES ENDS

# **Timing Loop**

# Example 9:

```
;This example is a procedure for supplying timing loops
; for a program. The amount of time delayed is set by a
;byte parameter passed in the AL register, with the amount
; of time = PARAM * 100 microseconds. This is assuming that
the 8086 is running at 8 MHZ.
ASSUME CS:TIMER_SEG
TIMER_SEG
            SEGMENT
TIME
            PROC
                  CL, 78H
DELAY LOOP:
             MOV
                             ;shift count for supplying
                             proper delay via SHR countdown
             SHR
                  CL,CL
             DEC
                  AL.
                             ;decrement timer count
                  DELAY_LOOP
             JNZ
             RET
TIME
             ENDP
TIMER SEG
             ENDS
             END
```

# 1/O Routines

The examples below (10-13) illustrate the type of procedures used by the SDK86 Serial I/O Monitor to communicate with the keyboard and display units during execution.

The first, SIO\_CHAR\_RDY, tests whether an input character is awaiting processing.

The second SIO\_OUT CHAR, outputs a character unless SIO\_CHAR\_RDY reports an input character is there, which is handled first.

The third, SIO\_OUT\_STRING, puts out an entire string of characters, e.g., a page heading, using SIO\_OUT\_CHAR for each output byte.

# Example 10:

#### SIO\_CHAR\_RDY PROC NEAR

| PU\$H<br>M∂V | BP<br>BP, SP | ;save old value                                  |
|--------------|--------------|--------------------------------------------------|
| MOV          | DX, OFFF2H   | ;address of status port to DX                    |
| IN           | AL, DX       | input from status port                           |
| TEST         | AL, 2H       | is read-data-ready line=1,                       |
| J N Z        | READY        | ;i.e., character pending?<br>;if so, return TRUE |
| MOV          | AL, 0        | ;if not, return FALSE: AL=D                      |
| POP          | BP           | restore old value                                |
| RET          | -            | done, no char waiting                            |

**READY:** 

| MOV | AL, C | FFH | ;return TRUE: AL=all ones |
|-----|-------|-----|---------------------------|
| POP | ΒP    |     | restore old value         |
| RET |       |     | ;done, char is waiting    |

SIO\_CHAR\_RDY ENDP

# Example 11:

The above procedure also appears in this example, which introduces names for some of the specific numbers used above, and for some that will be used in later examples. These names can make it easier to read the procedure and understand what is going on, or at least what is intended.

The example also uses BX and reorders the code to save a few bytes.

| DATA_PORT EQU OFFFOH<br>ASCII_MASK EQU 7FH<br>CONTROL_S EQU 13H<br>CONTROL_Q EQU 11H<br>CARR_RÊT EQU 0DH                                 |                                                                                                    |
|------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|
| SIO_CHAR_RDY2 PROC NEAR                                                                                                                  |                                                                                                    |
| MOV DX, STATUS_PORT ;check the<br>IN AL,DX ;char waiti<br>TEST AL, 2H ;if 2nd bit<br>JNZ RESULT ;waiting he<br>MOV BL, FALSE ;FALSE set- | or one result<br>facts<br>ng???<br>ON, char is<br>ince skip over<br>up here if 2nd<br>if, hence no |
| RESULT: MOV AL, BL ;AL receive<br>POP BX restore old<br>RET ;                                                                            | s whichever                                                                                        |

SIO\_CHAR\_RDY2 ENDP

# Example 12:

SIO\_OUT\_CHAR PROC NEAR

;This routine outputs an input parameter to the USART ;output port when UART is ready for output transmit ;buffer empty. The input to this routine is on the stack.

| PUSH<br>Mov        | 8P<br>8P, \$P                   |                                                                                                                             |
|--------------------|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| CALL<br>RCR<br>JNB | SIO_CHAR_RDY<br>AL, 1<br>OUTPUT | ;keyboard input pending?<br>;put low-byte into CF to test<br>;if no input char waiting from<br>;keyboard, go to output loop |

|                     | MOV<br>IN<br>AND A<br>MOV<br>CMP<br>JNZ             | DX, DATA_PORT<br>AL,DX<br>L, ASCII_MASK<br>CHAR, AL<br>AL, CONTROL_S<br>OUTPUT                        | ;char waiting: get it<br>;char to AL from that port<br>;strip off high bit, leaving<br>;ASCII code<br>;save char<br>;is char control-S?<br>;if this halt-display signal<br>;is not rec'd, continue<br>;output at OUTPUT |
|---------------------|-----------------------------------------------------|-------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CHECK:              | CMP<br>JZ<br>CALL<br>RCR                            | CHAR, CONTROL_Q<br>OUTPUT<br>SIO_CHAR_RDY<br>AL, 1                                                    | ;if control-\$ rec'd, must<br>;await its release<br>;Control-Q received?<br>;if this continuation-signal<br>;rec'd, to do next output<br>;keep checking for new keyboard<br>;input, looping from CHECK                  |
|                     | JNB<br>MOV<br>IN<br>AND<br>MOV<br>CMP<br>JNZ<br>JMP | CHÈCK<br>DX, DATA_PORT<br>AL,DX<br>AL, ASCII_MASK<br>CHAR, AL<br>AL, CARR_RET<br>CHÈCK<br>NEXTCOMMAND | <pre>;to here until input waiting ;get waiting character ;;;;; char=carriage-return, ;skip this instruction, which ;loops to await control-Q, and ;go to NEXTCOMMAND</pre>                                              |
| QUTPUT:<br>Continue | E;<br>MOV<br>1N<br>TEST<br>JZ                       | DX, STATUS_PORT<br>AL,DX<br>AL, 1<br>OUTPUT                                                           | ;loop until status port<br>;and transmit line indicate<br>;ready to put out character<br>;                                                                                                                              |
|                     | MOV<br>MOV<br>OUT                                   | DX, DATA_PORT<br>AL, [BP] + 4<br>DX,AL                                                                | ;output port address to DX<br>;character from stack to AL<br>;output character in AL through                                                                                                                            |
|                     | POP<br>Ret                                          | BP<br>2                                                                                               | ;restore original BP value<br>;repositions SP behind prior<br>;parameter                                                                                                                                                |
| \$10_OUT_           | C H A R                                             | ENDP                                                                                                  |                                                                                                                                                                                                                         |

# Example 13:

SIO\_OUT\_STRING PROC NEAR

;Dutputs a string stored in the ''extra'' segment (uses ES ;as base), the string being pointed to by a 2-word pointer ;on the stack

PUSH BP MOV BP, SP MOV SI,0 LES BX, DWORD PTR [BP] + 4  $\sim$ 

```
;load ES with base address and BX with offset of string
; (addresses pushed onto stack by calling routine)
CHECK:
          BYTE PTR ES: [BX] [S1], 0
    CMP
                                      ;terminator character
                                      is ASCII
                                      ;null = all zeroes if
;done, exit
          DONE
    JΖ
          AL, BYTE PTR ES: [BX] [SI] ; put next char on
    MOV
    PUSH
         ΑX
    CALL
         SIO OUT CHAR
                                      stack for output by
                                      this called procedure
    INC
          SΙ
                                      ;point index to next
                                      ; char
    JMP
          ÇHEÇK
DŪNE:
          ΒP
    POP
                                      ;after return, resets
    RET
          4
                                      ;SP behind former
                                      ;parameters
SID OUT STRING
```

ENDP

.

 $\sim$ 

# 186 Instruction Set Summary

Η

| FUNCTION                            | FORMAT                        |               |               | 186<br>Clock<br>Cycles | Comments |
|-------------------------------------|-------------------------------|---------------|---------------|------------------------|----------|
| DATA TRANSFER<br>MOV = Move:        |                               |               |               | <b>└</b> ── ─────      |          |
| Register to Register Memory         | 1000100 w modireg r/m.        |               |               | 2/12                   | 1        |
| Register/memory to register         | 1000101w modireg r/m          |               |               | 2/9                    |          |
| Immediate to register/memory        | 1 1 0 0 0 1 1 w mod 0 0 0 r/m | dala          | dala it w = 1 | 12-13                  | 8/15-bit |
| Immediate to register               | 1 0 1 1 w reg data            | data it w = 1 |               | 3-4                    | 8/16-bit |
| Memory to accumulator               | 101000 w 2001-low             | addr high     |               | 9                      |          |
| Accumulator to memory               | 1010001w addr-low             | addr-high     |               | 8                      |          |
| Register/memory to segment register | 1 0 0 0 1 1 1 0 mod 0 reg r/m |               |               | 2/9                    |          |
| Segment register to register/memory | 1 0 0 0 1 0 0 mod 0 reg r/m   |               |               | 2/11                   |          |
| PUSH = Push:                        |                               |               |               |                        |          |
| Memory                              | [ <u>1111111] mod110_rm</u> ] |               |               | 16                     |          |
| Register                            | 0 1 0 1 0 reg                 |               |               | 10                     |          |
| Segment register                    | 0 0 0 reg 1 1 0               |               |               | 9                      |          |
| Immediate                           | 0 1 1 0 1 0 s 0 data          | data e s = 0  |               | <sub>ekar</sub> 10     |          |
| PCSNA = Push Al                     | 01100000                      |               | х. "т         | 3 <b>6</b>             | - Maria  |
| POP = Pop:                          | <u> </u>                      |               |               |                        | ĺ        |
| Memory                              | 10001111 mod000 em            |               |               | 20                     |          |
| Register                            | 0 1 0 1 1 reg                 |               |               | 10                     |          |
| Segment register                    | 0 0 0 reg 1 1 1 (reg ≠ 01)    |               |               | 8                      | 1        |
| POPA = Pop All                      | 01100001                      | • :           | or Proster    | 51                     |          |
| XCHG = Exchange:                    |                               |               |               |                        |          |
| Register/memory with register       | 1000011w modreg //m           |               |               | 4/17                   |          |
| Register with accumulator           | 1 0 0 1 D reg                 |               |               | 3                      |          |
| IA = Input from:                    |                               |               |               |                        |          |
| Fixed port                          | 1_11_0_D_10.w port            |               |               | 10                     | 1        |
| Variable port                       | 1 <u>1</u> 1 0 1 1 0 w        |               |               | 8                      | (        |
| OVT = Output to:                    |                               |               |               |                        | {        |
| Fixed part                          | 1110011w port                 |               |               | 9                      |          |
| Variable port                       | 1 1 9 <b>0 1 1 1 w</b>        |               |               | 7                      |          |
| XLAT = Translate byte to AL         | 1 1 0 1 0 1 1 1               |               | ]             | 11                     |          |
| LEA = Load FA to register           | 10001101 mod reg r/m          |               |               | 6                      |          |
| LDS – Load pointer to DS            | 1 1 0 0 0 1 0 1 mod reg r/m   | (mend ≠ 11)   |               | 18                     |          |
| LES - Load pointer to ES            | 1000100 modireg r/m           | (mod ± 11)    |               | 18                     |          |
| LAHF = Load AH with flags           |                               |               |               | 2                      |          |
| SAHF - Store AH into flags          | 10011110                      |               |               | 3                      |          |
| PUSHF = Push flags                  | 10011100                      |               |               | 9                      |          |
| POPF - Pop flags                    |                               |               |               | 8                      |          |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

| FUNCTION                                                        | FORMAT                    |              |                   | 186<br>Clock<br>Cycles | Comments |
|-----------------------------------------------------------------|---------------------------|--------------|-------------------|------------------------|----------|
| ARITHMETIC<br>AOD = Add:                                        |                           |              |                   |                        |          |
| Reg/memory with register to either                              | 000000 w modireg r∺m      |              |                   | 3/10                   |          |
| mmediate to register/memory                                     | 10000sw mod000 rm         | data         | data if s w O1    | 4/16                   |          |
| nmediate to accumulator                                         | DCOD'Ow data              | data 4 w     |                   | 3/4                    | 8/16-bit |
| OC = Add with carry:                                            |                           |              |                   |                        |          |
| leg/memory with register to either                              | m- gaibon w 500100        |              |                   | 3/10                   |          |
| mmed ate to register/memory                                     | 100000sw mod010.rm        | data _       | calaris⊛ O1       | 4/16                   |          |
| mmediate to accumulator                                         | D D U ' D ' O w data      | data f w i i |                   | 3/4                    | €/16-bit |
| NC = Increment:                                                 |                           |              |                   |                        |          |
| Register/memory                                                 | 1 1 1 1 1 1 w mod 000 rm  |              |                   | 3/15                   |          |
| Register                                                        | 0 1 0 0 eg                |              |                   | 3                      |          |
| SUB = Subtract.                                                 |                           |              |                   |                        |          |
| Regimemory and register to either                               | 001010dw mooreg rm        |              |                   | 3/10                   |          |
| immediate from register/memory                                  | 100000_sw mod 01 :m       | data         | dala il s 🗰 0.1   | 4/16                   |          |
| mmediate from accumu ator                                       | 0 0 0 1 1 0 w data        | data i w = 1 |                   | 3/4                    | 8/16-bit |
| SB8 = Subtract with borrow:                                     |                           |              |                   |                        |          |
| Regimemory and register to either                               | 000'100* modieg /m        |              |                   | 3/10                   |          |
| mmediate from register/memory                                   | 100000sw mod011 r~        | data         | data il siw - 01  | 4/16                   |          |
| mmed ate from accomplator                                       | 0 <u>00</u> 110 w data    | data 1 w 1   |                   | 3/4                    | 8/16-bit |
| DEC = Dectement                                                 |                           |              |                   |                        |          |
| Register memory                                                 | 1 1 * 1 1 1 w mod 001 r ~ |              |                   | 3/15                   |          |
| Register                                                        | N 1 O D 1 /eg             |              |                   | 3                      |          |
| CMP = Compare:                                                  | ·                         |              |                   | <b>.</b>               |          |
| Register/memory with register                                   | 00 : 10 w modreg m        |              |                   | 3/10                   |          |
| Register with register/memory                                   | 0 0 1 1 0 0 w mod reg rm  |              |                   | 3/10                   |          |
| mmediale with register/memory                                   | 100000sw mod 11 im        | data         | pala it s w = 0.1 | 3/10                   | 040.53   |
| Immediate with accumulator                                      | 00'_10w data              | data diw – 1 |                   | 3/4                    | 8/16-bit |
| NEG = Change sign                                               | 11' 011 w mod011 mm       |              |                   | 3                      |          |
| ARA - ASCII adjust for add                                      |                           |              |                   | 8                      |          |
| DAA = Dec mailadjust for add                                    |                           |              |                   | 4                      |          |
| AAS = ASCII adjust for subtract DAS Decimal adjust for subtract |                           |              |                   | 4                      |          |
|                                                                 |                           |              |                   | 7                      |          |
| MUL Multiply (unsigned)                                         | 1 1 0 1 1 w mod 100 rm    |              |                   | 26-28                  |          |
| Register-Byte<br>Register Word                                  |                           |              |                   | 35-37                  |          |
| Memory-Byte                                                     |                           |              |                   | 32-34                  |          |
| Memory-Word                                                     |                           |              |                   | 41-43                  |          |
| MUL Integer multiply (signed)                                   | 1111011w mod10'r/m        |              |                   | 25.00                  |          |
| Register-Byte<br>Register-Word                                  |                           |              |                   | 25-28<br>34-37         |          |
| Merriory-Byle                                                   |                           |              |                   | 31-34                  |          |
| Memory-Wurd                                                     |                           |              |                   | 40-43                  |          |
| IMUL = Integer immediate multiply<br>(signed)                   | 011010s1 modreg r/m       | data         | data il s = D     | 22-25/29-32            |          |
| DIV · Divide (ansigned):                                        | [1111011w] mcd10em        |              | i                 |                        |          |
| Register-Byte                                                   |                           |              |                   | 29                     |          |
| Register-Word<br>Memory-Byte                                    |                           |              |                   | 38<br>35               |          |
| Memory-Byte<br>Memory-Word                                      |                           |              |                   | 44 1                   |          |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

|          | FUNCTION                                       | FORMAT                                             | 186<br>Clock                | Comments |
|----------|------------------------------------------------|----------------------------------------------------|-----------------------------|----------|
|          | 1 DIVDITION                                    | T OURST                                            | Cycles                      |          |
|          | ARITHMETIC (Continued)                         |                                                    |                             |          |
|          | IDIV - Integer divide (signed):                | 1 1 1 1 0 i 1 w mod 1 1 f rm                       | 44-52                       |          |
|          | Register-Byte<br>Register-Word                 |                                                    | 53-61                       |          |
|          | Memory-Byte                                    |                                                    | 50-58                       |          |
|          | Memory-Word<br>AAM = ASCII adjust for multiply |                                                    | 59-67                       |          |
|          | AAD - ASCII adjust for divide                  | 1 10 10 10 1 0 0 0 0 10 10                         | 19                          |          |
|          | CBW - Convert oyle to word                     | 1001000                                            | 2                           |          |
|          | CWD = Convert word to double word              |                                                    | 4                           |          |
|          | LOGIC                                          |                                                    |                             |          |
|          | Shift Rotate Instructions:                     |                                                    |                             |          |
|          | Register/Memory by "                           | 1 1 C 1 O O O W mod TTT rm                         | 2/15                        |          |
|          | Register/Mémory by CL                          |                                                    | 5+n/17+n<br><b>5+n/17+n</b> | [        |
|          | Register/Memory by Count                       | 1 1 0 0 0 0 w mad TTT rim count                    | 5+W17+0                     |          |
|          |                                                | TTT Instruction<br>0.0.0 ROL                       |                             | ,        |
|          |                                                | 001 803<br>010 RCL                                 |                             |          |
| $\sim$   |                                                | DÍT ŘČA<br>TOC SHLSAU                              |                             |          |
|          |                                                | 9 0 1 SHR<br>1 1 SAR                               |                             |          |
|          | AND = And:                                     |                                                    |                             |          |
|          | Reg/memory and register to either              | 0 0 1 0 0 0 d w mocreg rm                          | 3/10                        |          |
|          | Immediate to register/memory                   | 1 0 0 0 0 0 w mod 0 0 m data data data il w 1      | 4/16                        |          |
|          | immediate to accumulator                       | 0 0 1 0 0 1 0 w data cata ilw 1                    | 3/4                         | 8/16-bit |
|          | TEST = And lunction to llags, no result        |                                                    |                             | (        |
|          | Register/memory and register                   | 1 1 0 0 0 1 0 w mod reg r m                        | 3/10                        | ļ        |
|          | Immediate data and register/memory             | 1 1 1 0 1 i w mod 0 0 0 rm data data data il w = 1 | ] 4/10                      | )        |
|          | Immediate data and accumulator                 | 1 0 1 0 1 0 0 w cala dala dw = 1                   | 3/4                         | 8/16-bit |
|          | QA = Dr:                                       |                                                    |                             | 1        |
|          | Reg/memory and register to either              | 0 0 0 1 C d w modreg r/m                           | 3/10                        |          |
|          | Immediate to register/memory                   | 1 0 0 0 0 0 0 w mod 0 0 1 r/m data data il w = 1   | 4/16                        |          |
|          | Immediate to accumulator                       | 0 0 0 0 1 1 0 w data data itw - 1                  | 3/4                         | 8/16-bit |
|          | XQR = Exclusive or:                            |                                                    |                             |          |
|          | Reg/inemply and register to officer            | 001100dw modreg rm                                 | 3/10                        |          |
|          | Immediate to register/memory                   | 1 0 0 0 0 0 w mod 1 0 r/m data data if w - 1       | 4/16                        |          |
|          | Immediate to accumulator                       | 0 0 1 1 0 1 0 w                                    | 3/4                         | 8/16-bit |
|          | NOT - Inverting ster/memory                    | 1 1 1 0 1 1 w mod 0 0 r/m                          | 3                           |          |
| $\frown$ |                                                |                                                    |                             |          |
|          | STRING MANIPULATION:<br>MOVS = Move byte/word  |                                                    |                             |          |
|          | CMPS - Compare byte:word                       |                                                    | 14                          |          |
|          | SCAS = Scan byle:word                          |                                                    | 15                          |          |
|          | LODS Load byte/wo to AL/AX                     |                                                    | 12                          |          |
|          | STOS - Star byle/wd from AL/A                  |                                                    | 12                          |          |
|          | HIS = input byte/wd fram DX port               |                                                    |                             |          |
|          | OUTS = Output byterwal to DX port              |                                                    | 1 6 TX &                    |          |

Shaded areas indicate instructions not available in iAPX-86, 88 microsystems.

| FUNCTION                                   | FORMAT                                                        | 186<br>Clock<br>Cycles | Comments            |     |
|--------------------------------------------|---------------------------------------------------------------|------------------------|---------------------|-----|
| STRING MANIPULATION (Continued             | ):                                                            |                        |                     | • • |
| Repeated by count in CX                    |                                                               |                        | 1                   |     |
| MOVS Move string                           | <u>' 1 t ' 0 û 1 C : C 1 0 0 1 3 w</u>                        | 8+8n                   |                     |     |
| CMPS Compare string                        | <u>····•••12</u> 1 <u>01</u> 001/w]                           | 5+22n                  |                     |     |
| SCAS Scanistring                           | · 1 / D 0 1 2 10 10 · 1 · 1 ···                               | 5+15n                  |                     |     |
| LODS - Load string                         | <u>1110010 10101 Cw</u>                                       | 6+11n                  |                     |     |
| STDS - Store string                        | 11 0 0 0 0 0 0 0 0 w                                          | 6+9n                   |                     |     |
| INS - Inpul strang                         |                                                               | 6 <b>-8</b> -          | ing ¥"sig i ta<br>A |     |
| DUFTS = Dalput string                      | <u>7 1 1 0 0 1 0 0 1 1 0 1 7 1 W</u>                          | 8+80                   |                     |     |
| CONTROL TRANSFER                           |                                                               | ļ                      |                     |     |
| CALL - Call:                               | _                                                             | }                      |                     |     |
| Direct within segment                      | 0 1 C O O displaw disphigh                                    | 14                     |                     |     |
| Register memory<br>indirect within segment | 1   : 1 1   1   mod 0 10 rm                                   | ) 13/19                |                     |     |
| Direct intersegment                        | 1 C O I C O I O Segment offset                                | 23                     | ( 1                 |     |
|                                            | segment selector                                              |                        |                     |     |
| Indirect intersegment                      | <u>111111 mad 011 rm</u> (mod - '1)                           | 38                     |                     | ~   |
| JMP – Unconditional jump.                  |                                                               | 1                      |                     |     |
| Short long                                 | 1 1 0 1 0 1 1 d sp-low                                        | 13                     |                     |     |
| Direct within segment                      | 1 1 0 1 0 0 1 disp-low i disp-high                            | 13                     | {                   |     |
| Register memory indirect within sequ       | ment 1 1 1 1 1 moc I 0 0 rm                                   | 11/17                  | ( )                 |     |
| Direct intersegment                        | 1     0     1     0     segment offset       segment selector | 13                     |                     |     |
| Indirect unersegment                       | [1]11111 mod 101 m In:od + 11)                                | 26                     |                     |     |
| RET = Return from CALL:                    |                                                               |                        |                     |     |
| W-thin segment                             | 1 1 0 0 0 1 1                                                 | 16                     |                     |     |
| Within Segladding immed to SP              | 1 1 0 0 0 1 0 data-low data-high                              | 18                     |                     |     |
| Intersegment                               |                                                               | 22                     | }                   |     |
| intersegment acking immediate to SP        | 1 1 0 0 1 0 1 0 data low data high                            | 25                     | I [                 |     |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

| FUNCTION                                    | FORMAT                        |   | 186<br>Clock<br>Cycles | Comments              |
|---------------------------------------------|-------------------------------|---|------------------------|-----------------------|
| CONTROL TRANSFER (Continued):               |                               |   | -                      |                       |
| JE/JZ Jump on equal zero                    | 0.11.0.00 disp                |   | 4/13                   | 13 if JMP             |
| JL/JINGE = Jump priess not greater or equal | 0 1 1 1 1 0 0 disp            |   | 4/13                   | taken                 |
| JLE/JNG - Jump on less or equal not qualler | 0 1 1 1 1 1 0 tlisp           |   | 4/13                   | 4 if JMP<br>not taken |
| JB/JNAE → Jump on below not above or 60 val | 0   1   0 0 1 0 disp          |   | 4/13                   | nor rate              |
| JBE/JNA Jum; on below or equal not above    | 01110110 disp                 |   | 4/13                   |                       |
| JP/JPE = Jump on panty parity even          | 0 1 1 1 0 0 disp              |   | 4/13                   |                       |
| JO ump on overflow                          | 0 1 1 1 0 0 0 D disp          | h | 4/13                   |                       |
| JS - Jumporisign                            | 0 1 1 1 1 0 0 0 disp          |   | 4/13                   |                       |
| JNE/SNZ = Jump on noteque: not zer:         | C 1 1 0 1 0 I disp            | ļ | 4/13                   |                       |
| JNL/JGE = Jumponnet less gréaler prequa-    | 0 1 1 1 1 0 I OISp            |   | 4/13                   |                       |
| JNLE/JE = umponnotiess or equal greater     | 0 1 1 1 1 1 disp              |   | 4/13                   |                       |
| JNB/JAE - Jump on ret below above or equal  | 0 ! 1 1 0 0 ! ! disp          | þ | 4/13                   |                       |
| JNBE/JA - Jump on not below criegual above  | 0 1 1 0 I 1 1 disp            |   | 4/13                   |                       |
| JNP/JPD – Jomp on holigan paylood           | 0 ! 1 1 1 0 ' 1 disp          |   | 4/13                   |                       |
| JNO - Jump an not overhow                   | 0 1 1 1 0 0 0 1 disp          |   | 4/13                   |                       |
| JNS — Jumpon notsign                        |                               |   | 4/13                   |                       |
| LOOP - Loop CX limes                        | 1 1 1 0 0 1 0 disp            |   | 5/15                   |                       |
| LOOPZACOPE                                  | 1   1 0 0 0 1 disp            |   | 6/16                   |                       |
| LOOPNZ/LOOPNE Loop while not zero equal     | 1100000 disp                  |   | 6/16<br>16             | JMP taken             |
| JCXZ = Jumo on CX 25ro                      | 1   1 0 0 0   1 disp          |   | 5                      | JMP not tak           |
| Enter + Enter Procedure                     | 1100100 data-low data-migh    |   | 15                     |                       |
| 1=0<br>L=1                                  |                               |   | 25                     |                       |
| L>1                                         |                               | 2 | 2+16(n-1)              |                       |
| LEME = Lawe Procedure                       | 1 1 0 0 1 0 0 1               | 1 | 8                      |                       |
| INT = laterrupt:                            |                               | 1 |                        |                       |
| Type specified                              | 1 1 0 0 1 5 0 1 Type          |   | 47                     |                       |
| Туре 3                                      | 1 1 0 0 1 1 0 0               | ļ | 45                     | if INT. taker         |
| INTO - Interruption overflow                |                               |   | 48/4                   | if INT. not<br>taken  |
| IAET = Interrupt retorn                     | 1 1 0 0 1 1 1                 |   | 28                     |                       |
| BBCINES Depart value duit of vange          | 0 1 1 0 0 0 1.0 moof reg r/ms | ļ | 33-35                  |                       |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

~

| FUNCTION                       | FORMAT                                                                    | 186<br>Clock<br>Cycles | Comments    |
|--------------------------------|---------------------------------------------------------------------------|------------------------|-------------|
| PROCESSOR CONTROL              |                                                                           |                        | ┼── ───     |
| CLC Crear carry                | <u>1111000</u>                                                            | 2                      |             |
| CMC = Complement carry         | <u>1 ' 1 1 0 1 0 1</u>                                                    | 2                      |             |
| STC – Set Carry                | · <u>···</u>                                                              | 2                      |             |
| CLD - D ear direction          | 1 1 1 1 1 0                                                               | 2                      | 1           |
| STD - Set direction            | <u>·····································</u>                              | 2                      | 1           |
| CLI - Clear interrupt          | <u>1 1 1 1 0 1 0</u>                                                      | 2                      |             |
| STI = Set interrupt            | <u>• • 1 1 • 0 • 1</u>                                                    | 2                      |             |
| HLT = Halt                     | 1110100                                                                   | 2                      |             |
| WAIT - Wait                    | 0011011                                                                   | 6                      | if test - 0 |
| LOCH - Bus lock pretix         | · · · · 0 0 0 0                                                           | 2                      |             |
| ESC Processor Extension Escape | 1 0 0 1 1 T 7 T mod LLL rm<br>(TT1 LLI are optade to processor extension) | 6                      |             |

Shaded areas indicate instructions not available in iAPX-86, 88 microsystems.

# FOOTNOTES

The effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0°, disp-low and disp-high are absent if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high; disp-low

```
      if r/m = 000 then EA = (BX) + (SI) + DISP \\       if r/m = 001 then EA = (BX) + (DI) + DISP \\       if r/m = 010 then EA = (BP) + (SI) + DISP \\       if r/m = 011 then EA = (BP) + (DI) + DISP \\       if r/m = 100 then EA = (SI) + DISP \\       if r/m = 101 then EA = (DI) + DISP \\       if r/m = 110 then EA = (BP) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\        if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + DISP \\       if r/m = 111 then EA = (BX) + D
```

DISP follows 2nd byte of instruction (before data if required)

fexcept if mod = 00 and r m < 110 then EA - disp-high disp low

#### SEGMENT OVERRIDE PREFIX

| 0 | 0 | 1 | rea | 1 | 1 | 0 |
|---|---|---|-----|---|---|---|

reg is assigned according to the following:

| reg | Segment<br>Register |
|-----|---------------------|
| 00  | ES                  |
| 01  | CS                  |
| 10  | SS                  |
| 11  | DS                  |
|     |                     |

REG is assigned according to the following table:

| 16-Bit (w = 1) | 8-Bit (w = 0) |
|----------------|---------------|
| 000 AX         | 000 AL        |
| 001 CX         | 001 CL        |
| 010 DX         | 010 DL        |
| 011 BX         | 011 BL        |
| 100 SP         | 100 AH        |
| 101 BP         | 101 CH        |
| 110 SI         | 110 DH        |
| 111 DI         | 111 BH        |

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden. +, addition operator, 4-12 /, division operator, 4-11 ?, indeterminate initialization, 3-6, 3-7, 4-17 \$, location counter symbol, 3-18, 4-17 \*, multiplication operator, 4-11 ??SEG, the default segment, 2-5 -, subtraction operator, 4-12

8-bit registers, 1-6 16-bit registers, 1-6 17-bit number, 3-2 186 Clocks, H-1-H-7 186 Instruction Set Summary, H-1-H-7 8086/8087/8088 Development tools, 1-1, 1 - 28086/8088 flags, see Flags 8087 Control word, 6-110 8087 Data types, 3-1, 3-2, 6-112 8087 Emulators, 6-116 8087 environment, 6-109 8087 Exception pointers, 6-112 8087 Rounding masks, 6-114 8087 Status word, 6-109 8087 Tag word, 6-111

AAA, ASCII Adjust for Addition, 6-21 AAD, ASCII Adjust for Division, 6-22 AAM, ASCII Adjust for Multiplication, 6-23 AAS, ASCII Adjust for Subtraction, 6-24 ABS, external type, 5-2 ADC, Add with Carry, 6-25 ADD, 6-26 addition operator, +, 4-12address expression 3-4, 2-6, 2-7, 4-7, 4-8 addressability of data/code, 1-9, 2-5, 4-14-4-15 addressing modes, 4-3, 6-1 based address, 4-4 based indirect address, 4-4, 4-18 direct address, 4-3 indexed address, 4-4 register indirect address, 4-3, 4-18

align-type, segment attribute, 2-2 AND, Logical And, 4-13 AND, Logical expression operator, 6-27 anonymous references, 4-5, 6-5 arithmetic operators, 4-10-4-12 Assembly language, 1-1 assembly language statements, 1-5 ASSUME directive, 1-9, 2-5-2-8, 4-5, 4-14, 4-18 AT, Segment combine-type, 2-3, 4-9 attribute operators attribute overriding operators, 4-4-4-16 attribute value operators, 4-17-4-21 base relocatability, 4-9, 4-18 BOUND, check array, 6-28 BYTE external variable type, 5-2 segment align-type, 2-2

variable type operand, 3-18, 4-16, 4-17

CALL, 6-29 CBW, Convert Byte to word, 6-31 character set. 1-3 CI, console input, 7-19 classname, segment attribute, 2-3 CLC, Clear Carry Flag, 6-32 CLD, Clear Direction Flag, 6-33 CLI, Clear Interrupt Flag, 6-34 CMC, Complement Carry Flag, 6-35 CMP, Compare, 6-36 CMPS, Compare String, 6-99 CMPSB, Compare Byte String, 6-99 CMPSW, Compare Word String, 6-99 CO, console output, 7-19 CODEMACRO directive, A-1-A-17 codemacro matching, A-14 codemacro modifiers, A-4 codemacro range specifiers, A-4 codemacro specifiers, A-3 codemacros, A-1-A-17 codemacros, list of, A-18-A-33 combine-type, segment attribute, 2-2

combining logical segments, 2-2, 2-8 COMMON, segment combine-type, 2-2 conditional jump instructions, 4-16, 6-12, 6-13, 6-52 constants, 3-2, 3-5, 4-24 ASCII, 3-3, 3-7, 3-8 binary, 3-3 decimal, 3-3 decimal real, 3-2, 3-3 hexadecimal, 3-3 hexadecimal real, 3-2, 3-3 octal, 3-3 continuation lines, 1-5 CPU hardware, overview, 1-5 Crowley, Aleister, 3-4 CWD, Convert Word to Double Word, 6-37

DAA, Decimal Adjust for Addition, 6-38 DAS, Decimal Adjust for Subtraction, 6-39 data types, 3-1, 3-2 DB, Define byte directive.3-3, A-7 DD, Define directive, 3-3, A-7 debug information, control of, 3-19 DEC, Decrement, 6-40 Delimiters, 1-4, 7-20 DIV, divide, 6-41 division operator, /, 4-11 dot operator, codemacro operator, A-12 DQ, Define word directive, 3-4 DT, Define tbyte directive, 3-4 DUP, repeated data initialization, 3-7, 3-8 DW, Define word directive, 3-3, A-7 DWORD external variable type, 5-2 variable type operand, 3-18, 4-16, 4-17

END directive, 5-3 ENTER, high level entry, 6-43 EQ, Relational expression operator, 4-12 EQU directive, 4-17, 4-24 ESC, Escape, 6-42 EVEN directive, 3-19 expression operands, 4-2, 4-6-4-8 address expressions, 4-7, 4-8 numbers, 4-2, 4-6, 4-25 EXTRN directive, 4-9, 4-10, 5-1

F2XMI, Calculate, 6-123 FABS, absolute value, 6-124 FADD, add real, 6-125 FADDP, Add real and pop, 6-126 FAR external label type, 5-2 label type operand, 3-18, 4-16, 4-17 PROC type, 3-17 FBLD, Load packed decimal, 6-127 FBSTP, Store packed decimal, 6-128 FCHS, change sign, 6-129 FCLEX, clear exceptions, 6-130 FCOM, Compare real, 6-131 FCOMP, Compare real and pop, 6-133 FCOMPP, Compare real and pop twice, 6-135 FDECSTP, Decrement stack pointer, 6-137 FDISI, Disable interrupts, 6-138 FDIV, Divide real, 6-139 FDIVP, Divide real and pop, 6-140 FDIVR, Reversed divide real, 6-141 FDIVRP, Reversed divide real and pop, 6-142 FENI, Enable interrupts, 6-143 FFREE, Free stack element, 6-144 FIADD, Add integer, 6-145 FICOM, Compare integer, 6-146 FICOMP, Compare integer and pop, 6-148 FIDIV, Divide integer, 6-150 FIDIVR, Reversed divide integer, 6-151 FILD, Load integer, 6-152 FIMUL, Multiply integer, 6-153 FINCSTP, Increment stack pointer, 6-154 FINIT, Initialize processor, 6-155 FIST, Store integer, 6-156 FISTP, Store integer and pop, 6-157 FISUB, Subtract integer, 6-158 FISUBR, Reversed subtract integer, 6-159 flags, 6-4, 6-8, 6-14, 6-16, B-1-B-3 FLD, Load real, 6-160 FLDCW, Load control word, 6-161 FLDENV, Load 8087 environment, 6-162 FLDL2E, Load log<sub>2</sub>e, 6-165 FLDL2T, Load log-10, 6-166 FLDLG2, Load log<sub>10</sub>2, 6-163 FLDLN2, Load loge2, 6-164 FLDPI, Load II, 6-167 FLD1, Load +1.0, 6-169

FLDZ, Load +0.0, 6-168 floating point stack, 4-2, 6-108 FMUL, Multiply real, 6-170 FMULP, Multiply read and pop, 6-171 FNCLEX, Clear exceptions with no WAIT, 6-130 FNDISI, Disable interrupts with no WAIT, 6-138 FNENI, Enable interrupts with no WAIT, 6-143 FNINIT, Initialize processor with no WAIT, 6-155 FNOP, No operation, 6-172 FNSAVE, Save 8087 state with no WAIT, 6 - 178FNSTCW, Store control word with no WAIT, 6-183 FNSTENV, Store 8087 environment with no WAIT, 6-184 FNSTSW, Store 8087 status word with no WAIT, 6-187 forward references, 1-3, 2-7 FPATAN, Partial arctangent, 6-173 FPREM, Partial remainder, 6-174 FPTAN, Partial tangent, 6-175 FRNDINT, Round to integer, 6-176 FRSTOR, Restore 8087 state, 6-177 FSAVE, Save 8087 state, 6-178 FSCALE, Scale, 6-180 FSQRT, Square root, 6-181 FST, Store real, 6-182 FSTCW, Store control word, 6-183 FSTENV, Store 8087 environment, 6-184 FSTP, Store real and pop, 6-186 FSTSW, Store 8087 status word, 6-187 FSUB, Subtract real, 6-188 FSUBP, Subtract real and pop, 6-189 FSUBR, Reversed subtract real, 6-190 FSUBRP, Reversed subtract real and pop, 6-191 FTST, Test, 6-192 FWAIT, CPU WAIT alternate form, 6-193 FXAM, Examine, 6-194 FXCH, Exchange, 6-195 FXTRACT, Extract exponent and significand, 6-196 FYL2P1, Calculate Y  $\log_2(X + 1)$ , 6-199 FYL2X, Calculate Y log<sub>2</sub>x, 6-198

GE, Relational expression operator, 4-12 general register set, 1-6 GROUP directive, 2-8, 4-9, 4-18 GT, Relational expression operator, 4-12 HIGH operator, 4-10 HLT, Halt, 6-44 identifiers, 1-4 indeterminate initialization of data, 3-6 initializing a segment register, 2-6, 2-8, 4-18, 5-3-5-5, F-2 IDIV, Integer Divide, 6-45 IMUL, Integer Multiply, 6-46 IN, Input byte or word, 6-48 INC, Increment, 6-49 INPAGE, segment align-type, 2-2 INS, input IO address to memory, 6-100 instruction operands, 4-1, 4-2 immediate, 4-2 register, 4-2, 6-3 memory, 4-3, 6-1-6-3 instruction statements, 4-1, 6-1 INT, Interrupt, 6-50 integer constants, 3-2 interrupt procedures, G-14 interrupts, 6-13-6-14 INTO, Interrupt on Overflow, 6-50 IRET, Interrupt Return, 6-51 JA, Jump or Above, 6-52 JAE, Jump or Above or Equal, 6-52 JB, Jump or Below, 6-52 JBE, Jump or Below or Equal, 6-52 JC, Jump or Carry Flag, 6-52 Jcond, conditional jump instructions, see conditional jump instructions JCXZ, Jump or CX Zero, 6-52 JE, Jump or Equal, 6-52 JG, Jump or Greater, 6-52 JGE, Jump or Greater or Equal, 6-52 JL, Jump or Less, 6-52 JLE, Jump or Less or Equal, 6-52 JMP, Jump, 6-54-6-55 JNA, Jump or Not Above, 6-52 JNAE, Jump or Not Above or Equal, 6-52 JNB, Jump or Not Below, 6-52

JNBE, Jump or Not Below or Equal, 6-52

JNC, Jump on No Carry Flag, 6-52 JNE, Jump or Not Equal, 6-52 JNG, Jump or Not Greater, 6-52 JNGE, Jump or Not Greater or Equal, 6-52 JNL, Jump or Not Less, 6-52 JNLE, Jump or Not Less or Equal, 6-52 JNO Jump or Not Overflow Flag, 6-52 JNP, Jump or Not Parity Flag, 6-52 JNS, Jump or Not Sign Flag, 6-52 JNZ, Jump or Not Zero Flag, 6-52 JO, Jump or Overflow Flag, 6-52 JP, Jump or Parity Flag, 6-52 JPE, Jump or Parity Even, 6-52 JPO, Jump or Parity Odd, 6-52 JS, Jump or Sign, 6-52 JZ, Jump or Zero Flag, 6-52

labe!

attributes of, 3-1-3-2 defining, 3-2, 3-15-3-18, 4-1, 4-24 operand of instruction or expression, 4-3 LABEL directive, 3-17-3-18, 4-17 LAHF, Load AH with Flags, 6-56 LDS, Load Pointer into PS, 6-57 LE, Relational expression operator, 4-12 LEA, Load Effective Address, 6-58 LEAVE, high level exit, 6-59 LENGTH operator, 4-20 LES, Load pointer into ES, 6-57 location counter (\$), 3-18 LOCK, Lock Bus, 6-60 LODS, Load String, 6-100 LODSB, Load byte string, 6-100 LODSW, Load word string, 6-100 logical segments, see segments logical operators, 4-13 LOOP, 6-61 LOOPE, Loop while Equal, 6-61 LOOPNE, Loop while Not Equal, 6-61 LOOPNZ, Loop while Not Zero, 6-61 LOOPZ, Loop while Zero, 6-61 LOW operator, 4-10 LT, Relational expression operator, 4-12

Macro Processor Language (MPL), 1-5, 7-1 arguments to macros, 7-6 arithmetic expressions, 7-11

bracket function, 7-10 call-literally character (), 7-6 CI, console input, 7-19 CO, console output, 7-19 comments as macros, 7-8 conditional assembly, 7-14 console I/O, 7-19 **DEFINE** function, 7-2 delimiters comma, 7-6 identifier, 7-20 literal, 7-21 other, 7-20 EO, relational operator, 7-11 EQS, string compare function, 7-12 escape function, 7-9 EVAL function, 7-12 **EXIT** function, 7-16 GT, relational operator, 7-11 GTS, string compare function, 7-12 IF ... THEN ... [ELSE ... ] F1 function, 7-14 IN function, 7-19 LE, relational operator, 7-11 LEN function, 7-17 LES, string compare function, 7-12 local symbols, 7-7 logical expressions, 7-11, 7-12 MATCH function, 7-18 metacharacter (%), 7-11 NE, relational operator, 7-11 NES, string compare function, 7-12 OUT function, 7-19 parameters, 7-6 **REPEAT** function, 7-16 SET, Built-in macro function, 7-11 string compares, 7-12 SUBSTR function, 7-17 values, range of, 7-11 WHILE function, 7-15 MASK operator, 4-22 memory segmentation model, 1-8 MEMORY, segment combine-type, 2-2 mnemonic, 1-1, 4-1, 4-24, 6-1, 6-6, 6-20, 6-122 MOD, expression operator, 4-11 modrm byte, 6-2, 6-16 MODRM, Codemacro directive, A-6

module, object, 1-1 module, source, 1-9, 5-1, 5-5 MOV, Move data, 6-62 MOVS, Move string, 6-100 MOVSB, Move byte string, 6-100 MOVSW, Move word string, 6-100 MUL, Multiply, 6-64 multiplication operator, \*, 4-11 NAME directive, 5-5 NE, Relational expression operator, 4-12 NEAR external label type, 5-2 label type operand, 3-18, 4-16, 4-17 PROC type, 3-17 NEG, Negate, 6-65 NOP, No operation, 6-66 NOSEGFIX, Codemacro directive, A-5 NOT, Logical expression operator, 4-13 NOT, Logical Not, 6-67 Notational Conventions, v NOTHING, Assume operand, 2-5, 2-7 numbers, 4-6, 4-10, 4-24 Numeric Data Processor, see 8087

OFFSET operator, 2-9, 4-15, 4-18 offset relocatability, 4-9, 4-18 offset, variable/label attribute, 1-8, 3-1, 3-4, 3-6, 3-15, 4-8, 4-9 operands expressions, 4-2, 4-6-4-8 instructions, 4-1 4-3, 6-1, 6-3 operator precedence, 4-23, 7-11 operators, expression arithmetic, 4-10-4-12 attribute, 4-14-4-21 logical, 4-13 record-specific, 4-21-4-23 relational, 4-12-4-13 OR, Logical expression operator, 4-13 OR, Logical Or, 6-68 ORG directive, 3-18 OUT, Output byte or word, 6-69 OUTS, 6-100

PAGE, segment align-type, 2-2, 4-9 PARA, Segment align-type, 2-2, 4-9

paragraph boundary, 1-8 paragraph number segment base pointer, 1-8, 2-7 variable/label attribute, 3-1, 4-18 parameter passing, G-4-G-12 physical address, 1-8 physical segments, see segments pointer to variable/label, 3-6, 6-7 POP, Pop from stack, 6-70 POPA, Pop All Registers, 6-71 POPF, Pop Flags, 6-72 prefix, instructions, 4-1 PREFX, Codemacro directive, A-2 PROC/ENDP directives, 3-2, 3-15-3-17 PROCLEN, Codemacro directive, A-14 program linkage, 5-1-5-5 program module, 1-4, 5-1, 5-5 PTR operator, 4-15-4-16 PUBLIC directive, 5-1 PUBLIC, segment combine-type, 2-2, 4-9 PURGE directive, 3-19 PUSH, Push onto stack, 6-73 PUSHA, Push All Registers, 6-75 PUSHF, Push Flags, 6-76.

QWORD external variable type, 5-2 variable type operand, 4-16, 4-17

RCL, Rotate through Carry Left, 6-77 RCR, Rotate through Carry Right, 6-79 real constants, 3-2-3-3 **RECORD** directive, 3-8 record field-name, usage as shift count, 4-22 records allocation and initialization, 3-8, 3-10, A-7 definition, 3-8-3-9 introduction, 3-8 record-specific operators, 4-21-4-23 record-specific operators, 4-21-4-23 register expression, 4-3-4-6, 4-7-4-8, 4-25 registers, 4-24 base or pointer registers, 1-6, 4-3, 4-4, 4-5, 4-7 general registers, 1-6 implicit use of, 1-7, 4-4-4-6, 4-15, 6-5 segment registers, 1-7, 4-4-4-6

related publications, v relational operators, 4-12, 4-13 **RELB**, Codemacro directive, A-8 relocatability, 4-9 relocatable expressions, 4-9, 4-12 RELW, Codemacro directive, A-8 REP, Repeat, 6-81 **REPE**, 6-81 repeated initialization of data, 3-7-3-8 **REPNE**, 6-81 REPNZ, 6-81 REPZ, 6-81 reserved words, 6-1 RET, Return, 6-82 RFIX, Codemacro directive, A-10 RFIXM, Codemacro directive, A-10 RNFIX, Codemacro directive, A-11 RNFIXM, Codemacro directive, A-12 ROL, Rotate Left, 6-83 ROR, Rotate Right, 6-85 **RWFIX**, Codemacro directive, A-13 SAHF, Store AH into Flags, 6-87 SAL, Shift Arithmetic left, 6-88 SAR, Shift Arithmetic Right, 6-90 SBB, Subtract with Borrow, 6-92 SCAS, Scan string, 6-100 SCASB, Scan byte string, 6-100 SCASW, Scan word string, 6-100 scope of identifiers, 1-4, 3-15 SEG operator, 2-7, 2-9, 4-18 SEGFIX, Codemacro directive, A-4 segment attribute of variables/labels, 3-1, 3-4, 3-6, 4-8, 4-9 SEGMENT/ENDS directive, 1-9, 2-1-2-5, 4-9 segment override, 4-14, 4-15 Segment Override Prefix, 2-6, 4-14, 4-15, 6-2 segment register, default usage, 4-4-4-6 segments logical segments, 1-8, 2-1, 4-9 physical segments, 1-8, 2-1, 4-9 separators, 1-4 shift count, record name, 4-22 SHL, expression operator, 4-11 SHL, Shift Left, 6-88

SHORT operator, 4-16 SHR, expression operator, 4-11 SHR, Shift Right, 6-94 SIZE operator, 4-21 ST, 8087 registers, 4-2 STACK, segment combine-type, 2-2, 4-9 STC, Set Carry Flag, 6-96 STD, Set Direction Flag, 6-97 STI, Set Interrupt Flag, 6-98 storage of 16-bit data in memory STOS, Store string, 6-100 STOSB, Store byte string, 6-100 STOSW, Store word string, 6-100 string instructions, 4-5, 6-4-6-6, 6-10-6-12, 6-99 strings, see constants, ASCII STRUC/ENDS directive, 3-11 structure fields, accessing of, 4-8 structures allocation and initialization, 3-12-3-14, 4-8 definition, 3-11, 3-12 introduction, 3-10 SUB, subtract, 6-102 subtraction operator, -, 4-12 syntax notation, 1-10

#### TBYTE

external variable type, 5-2 variable type operand, 3-18, 4-16, 4-17 TEST, 6-103 THIS operator, 4-17 tokens, 1-4 TYPE operator, 4-19-4-20 typing of operands, 1-3, 4-15, 4-17 type of variable or label, 3-1-3-2, 3-4

# variable attributes of, 3-1, 4-9 defining, 3-3-3-5, 4-24 initializing, 3-4, 3-5-3-8 operand of instruction or expression, 4-3

WAIT, 6-104 WIDTH operator, 4-23

# WORD

يعسر

external variable type, 5-1 Segment align-type, 2-2 Variable type operand, 3-18, 4-16, 4-17 XCHG, Exchange, 6-105 XLAT, Translate, 6-106 XLATB, Translate, 6-106 XOR, Logical Exclusive Or, 4-13 XOR, Logical expression operator, 6-107 

# WE'D LIKE YOUR OPINION

Please use this form to help us evaluate the effectiveness of this manual and improve the quality of future documents

To order publications, contact the Intel Literature Department (see page ii of this manual).

int

| POOR                                                                          |                                                             |             | AVERAGE                                               |                                               |                                              |           | EXCELLENT                 |                        |           |  |
|-------------------------------------------------------------------------------|-------------------------------------------------------------|-------------|-------------------------------------------------------|-----------------------------------------------|----------------------------------------------|-----------|---------------------------|------------------------|-----------|--|
| 1<br>1                                                                        | 2<br>Decidate                                               | 3           | 4                                                     | 5                                             | 6                                            | 7         | 8                         | 9                      | 10        |  |
|                                                                               | Readab                                                      | •           |                                                       |                                               |                                              |           |                           |                        |           |  |
|                                                                               |                                                             | al depth    |                                                       |                                               |                                              |           |                           |                        |           |  |
|                                                                               | Technical accuracy<br>Usefulness of material for your needs |             |                                                       |                                               |                                              |           |                           |                        |           |  |
|                                                                               |                                                             | ehensibili  |                                                       | •                                             | .cus                                         |           |                           |                        |           |  |
|                                                                               | •                                                           | ALL QUA     | •                                                     |                                               | MANIL                                        | ۸ï        |                           |                        |           |  |
| L.J                                                                           | ., LIU                                                      |             |                                                       |                                               | PHILOP                                       |           |                           |                        |           |  |
| If you gave a                                                                 | 4 or less                                                   | s (in any o | category                                              | ), please                                     | explain l                                    | here:     |                           |                        |           |  |
|                                                                               |                                                             |             |                                                       |                                               |                                              |           |                           |                        |           |  |
|                                                                               |                                                             |             |                                                       |                                               |                                              |           |                           |                        |           |  |
|                                                                               |                                                             |             |                                                       |                                               |                                              |           |                           |                        |           |  |
|                                                                               |                                                             |             |                                                       |                                               |                                              |           |                           |                        |           |  |
| What suggest                                                                  | ions wo                                                     |             | ave for i                                             | mproving                                      | g this ma                                    | <br>nual: |                           |                        |           |  |
| What suggest                                                                  | ions wo                                                     | uld you h   | ave for i                                             | mproving                                      | g this ma                                    |           |                           |                        |           |  |
| What suggest                                                                  | ions wor<br>                                                | uld you h   | ave for i                                             | mproving                                      | g this ma                                    | nual:     | *                         |                        |           |  |
| What suggest<br>Receive 50<br>send you a                                      | 0% off (<br>50%-off (                                       | uld you h   | ave for i                                             | ATTE                                          | g this ma                                    | nual:     | ★<br>us your (            | comment                | s, and we |  |
| What suggest<br>Receive 50<br>send you a<br>rou would like<br>ase print clear | 0% off (<br>50%-of<br>us to c<br>ly.                        | uld you h   | ave for i<br>* * * *<br>xt Intel j<br>ate.<br>or more | ATTE                                          | g this ma                                    | nual:     | ★<br>us your o<br>provide | comment:               | s, and we |  |
| What suggest                                                                  | 0% off (<br>50%-o<br>us to c<br>ly.                         | uld you h   | ave for i<br>* * * *<br>xt Intel j<br>ate.<br>or more | amproving<br>ATTE<br>publication<br>specifics | g this ma<br>SNTION<br>on you by<br>about th | nual:     | *<br>us your o<br>provide | comments<br>the follor | s, and we |  |

Thanks for taking the time to fill out this form.

# WE'D LIKE YOUR COMMENTS . . .

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be reviewed. All comments and suggestions become the property of Intel Corporation.

If you are in the United States, use the preprinted address provided on this form to return your comments. No postage is required. If you are not in the United States, return your comments to the Intel sales office in your country. For your convenience, a list of international sales offices is provided on the back cover of this document.

# **BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 79 HILLSBORO, OR

POSTAGE WILL BE PAID BY ADDRESSEE

Intel Corporation DTO Technical Publications, HF2-38 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-9987



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES